/external/llvm/test/MC/Mips/ |
H A D | macro-ddiv.s | 6 ddiv $25, $11 8 # CHECK-NOTRAP: ddiv $zero, $25, $11 # encoding: [0x03,0x2b,0x00,0x1e] 19 ddiv $24,$12 21 # CHECK-NOTRAP: ddiv $zero, $24, $12 # encoding: [0x03,0x0c,0x00,0x1e] 32 ddiv $25,$0 35 ddiv $0,$9 37 # CHECK-NOTRAP: ddiv $zero, $zero, $9 # encoding: [0x00,0x09,0x00,0x1e] 48 ddiv $0,$0 51 ddiv $4,$5,$6 53 # CHECK-NOTRAP: ddiv [all...] |
/external/valgrind/none/tests/ppc32/ |
H A D | test_dfp1.stdout.exp | 149 ddiv 2234000000000e50 / 223400000014c000 => 29f20ccf848e2a4e 150 ddiv a2340000000000e0 / 223400000014c000 => a5ed80474082c00b 151 ddiv 22240000000000cf / a21400010a395bcf => b1eeabacabd62ac3 152 ddiv 2234000000000e50 / 000400000089b000 => 7800000000000000 153 ddiv a2340000000000e0 / a21400010a395bcf => 2dfc0e4e6a205575 154 ddiv 6e4d3f1f534acdd4 / 223400000014c000 => 3e38ff87d92ca3c3 155 ddiv 6e4d3f1f534acdd4 / a2340000000000e0 => ba48c92fea1aadc6 156 ddiv 2238000000000000 / a238000000000000 => 7c00000000000000 157 ddiv 2238000000000000 / 223400000014c000 => 223c000000000000 158 ddiv 424800000000000 [all...] |
/external/valgrind/none/tests/ppc64/ |
H A D | test_dfp1.stdout.exp | 149 ddiv 2234000000000e50 / 223400000014c000 => 29f20ccf848e2a4e 150 ddiv a2340000000000e0 / 223400000014c000 => a5ed80474082c00b 151 ddiv 22240000000000cf / a21400010a395bcf => b1eeabacabd62ac3 152 ddiv 2234000000000e50 / 000400000089b000 => 7800000000000000 153 ddiv a2340000000000e0 / a21400010a395bcf => 2dfc0e4e6a205575 154 ddiv 6e4d3f1f534acdd4 / 223400000014c000 => 3e38ff87d92ca3c3 155 ddiv 6e4d3f1f534acdd4 / a2340000000000e0 => ba48c92fea1aadc6 156 ddiv 2238000000000000 / a238000000000000 => 7c00000000000000 157 ddiv 2238000000000000 / 223400000014c000 => 223c000000000000 158 ddiv 424800000000000 [all...] |
/external/compiler-rt/lib/builtins/ |
H A D | divdf3.c | 22 ARM_EABI_FNALIAS(ddiv, divdf3)
|
/external/llvm/test/MC/Mips/mips64r6/ |
H A D | invalid-mips3.s | 30 # ddiv has been re-encoded. See valid.s
|
H A D | invalid-mips64.s | 51 # ddiv has been re-encoded. See valid.s
|
/external/llvm/test/MC/Mips/micromips64r6/ |
H A D | invalid.s | 73 ddiv $32, $4, $5 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction 74 ddiv $3, $34, $5 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction 75 ddiv $3, $4, $35 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction
|
H A D | valid.s | 57 ddiv $3, $4, $5 # CHECK: ddiv $3, $4, $5 # encoding: [0x58,0xa4,0x19,0x18]
|
/external/llvm/test/MC/Mips/mips1/ |
H A D | invalid-mips3.s | 24 ddiv $zero,$k0,$s3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
H A D | invalid-mips4.s | 22 ddiv $zero,$k0,$s3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
H A D | invalid-mips5.s | 22 ddiv $zero,$k0,$s3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/llvm/test/MC/Mips/mips2/ |
H A D | invalid-mips3.s | 20 ddiv $zero,$k0,$s3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
H A D | invalid-mips4.s | 20 ddiv $zero,$k0,$s3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
H A D | invalid-mips5.s | 20 ddiv $zero,$k0,$s3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/v8/src/mips64/ |
H A D | disasm-mips64.cc | 1316 Format(instr, "ddiv 'rs, 'rt"); 1319 Format(instr, "ddiv 'rd, 'rs, 'rt");
|
H A D | assembler-mips64.h | 736 void ddiv(Register rs, Register rt); 740 void ddiv(Register rd, Register rs, Register rt);
|
H A D | macro-assembler-mips64.cc | 859 ddiv(rs, rt.rm()); 864 ddiv(rs, at); 872 ddiv(rs, rt.rm()); 878 ddiv(rs, at); 883 ddiv(rd, rs, rt.rm()); 888 ddiv(rd, rs, at); 965 ddiv(rs, rt.rm()); 971 ddiv(rs, at);
|
/external/llvm/test/MC/Mips/mips3/ |
H A D | valid.s | 70 ddiv $zero,$k0,$s3
|
/external/llvm/test/MC/Mips/mips4/ |
H A D | valid.s | 74 ddiv $zero,$k0,$s3
|
/external/llvm/test/MC/Mips/mips5/ |
H A D | valid.s | 74 ddiv $zero,$k0,$s3
|
/external/llvm/test/MC/Mips/mips64/ |
H A D | valid.s | 79 ddiv $zero,$k0,$s3
|
/external/llvm/test/MC/Mips/mips64r2/ |
H A D | valid.s | 81 ddiv $zero,$k0,$s3
|
/external/llvm/test/MC/Mips/mips64r3/ |
H A D | valid.s | 81 ddiv $zero,$k0,$s3
|
/external/llvm/test/MC/Mips/mips64r5/ |
H A D | valid.s | 81 ddiv $zero,$k0,$s3
|
/external/annotation-tools/asmx/ |
H A D | serp.jar | META-INF/ META-INF/MANIFEST.MF serp/TestAll.class " package serp public serp.TestAll ... |