Searched refs:seh (Results 1 - 21 of 21) sorted by relevance
/external/llvm/test/MC/Mips/mips32/ |
H A D | invalid-mips32r2.s | 33 seh $v1,$t4 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/llvm/test/MC/Mips/mips4/ |
H A D | invalid-mips64r2.s | 31 seh $v1,$t4 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/llvm/test/MC/Mips/mips5/ |
H A D | invalid-mips64r2.s | 38 seh $v1,$12 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/llvm/test/MC/Mips/mips64/ |
H A D | invalid-mips64r2.s | 30 seh $v1,$12 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/clang/test/SemaCXX/ |
H A D | scope-check.cpp | 445 namespace seh { namespace 630 } // namespace seh
|
/external/llvm/test/MC/Mips/mips2/ |
H A D | invalid-mips32r2.s | 65 seh $v1,$t4 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/llvm/test/MC/Mips/micromips32r6/ |
H A D | valid.s | 109 seh $3, $4 # CHECK: seh $3, $4 # encoding: [0x00,0x64,0x3b,0x3c]
|
/external/llvm/test/MC/Mips/mips32r2/ |
H A D | valid.s | 179 seh $v1,$12
|
/external/llvm/test/MC/Mips/mips32r3/ |
H A D | valid.s | 179 seh $v1,$12
|
/external/llvm/test/MC/Mips/mips32r5/ |
H A D | valid.s | 180 seh $v1,$12
|
/external/v8/src/mips/ |
H A D | disasm-mips.cc | 1293 Format(instr, "seh 'rd, 'rt");
|
H A D | assembler-mips.h | 857 void seh(Register rd, Register rt);
|
H A D | assembler-mips.cc | 2207 void Assembler::seh(Register rd, Register rt) { function in class:v8::Assembler
|
H A D | macro-assembler-mips.cc | 1764 seh(rd, rt);
|
/external/llvm/test/MC/Mips/mips64r2/ |
H A D | valid.s | 252 seh $v1,$12
|
/external/llvm/test/MC/Mips/mips64r3/ |
H A D | valid.s | 252 seh $v1,$12
|
/external/llvm/test/MC/Mips/mips64r5/ |
H A D | valid.s | 253 seh $v1,$12
|
/external/v8/src/mips64/ |
H A D | assembler-mips64.h | 913 void seh(Register rd, Register rt);
|
H A D | assembler-mips64.cc | 2587 void Assembler::seh(Register rd, Register rt) { function in class:v8::internal::Assembler
|
H A D | macro-assembler-mips64.cc | 1214 seh(src, src);
|
/external/v8/src/compiler/mips64/ |
H A D | code-generator-mips64.cc | 1712 __ seh(i.OutputRegister(), i.InputRegister(0));
|
Completed in 288 milliseconds