/external/capstone/suite/MC/Mips/ |
H A D | micromips-shift-instructions-EB.s.cs | 3 0x00,0x65,0x10,0x10 = sllv $2, $3, $5
|
H A D | micromips-shift-instructions.s.cs | 3 0x65,0x00,0x10,0x10 = sllv $2, $3, $5
|
H A D | mips-alu-instructions.s.cs | 17 0x04,0x10,0xa3,0x00 = sllv $2, $3, $5
|
H A D | mips64-alu-instructions.s.cs | 15 0x04,0x10,0xa3,0x00 = sllv $2, $3, $5
|
/external/llvm/test/MC/Mips/ |
H A D | micromips-shift-instructions.s | 11 # CHECK-EL: sllv $2, $3, $5 # encoding: [0x65,0x00,0x10,0x10] 18 # CHECK-EL: sllv $2, $3, $5 # encoding: [0x65,0x00,0x10,0x10] 21 # CHECK-EL: sllv $2, $2, $3 # encoding: [0x43,0x00,0x10,0x10] 31 # CHECK-EB: sllv $2, $3, $5 # encoding: [0x00,0x65,0x10,0x10] 38 # CHECK-EB: sllv $2, $3, $5 # encoding: [0x00,0x65,0x10,0x10] 41 # CHECK-EB: sllv $2, $2, $3 # encoding: [0x00,0x43,0x10,0x10] 48 sllv $2, $3, $5
|
H A D | rotations32.s | 12 # CHECK-32: sllv $4, $4, $5 # encoding: [0x00,0xa4,0x20,0x04] 19 # CHECK-32: sllv $4, $5, $6 # encoding: [0x00,0xc5,0x20,0x04] 52 # CHECK-32: sllv $1, $4, $1 # encoding: [0x00,0x24,0x08,0x04] 58 # CHECK-32: sllv $1, $5, $1 # encoding: [0x00,0x25,0x08,0x04]
|
H A D | mips-alu-instructions.s | 22 # CHECK: sllv $2, $3, $5 # encoding: [0x04,0x10,0xa3,0x00] 53 sllv $2, $3, $5
|
H A D | mips64-alu-instructions.s | 20 # CHECK: sllv $2, $3, $5 # encoding: [0x04,0x10,0xa3,0x00] 48 sllv $2, $3, $5
|
H A D | rotations64.s | 12 # CHECK-64: sllv $4, $4, $5 # encoding: [0x00,0xa4,0x20,0x04] 19 # CHECK-64: sllv $4, $5, $6 # encoding: [0x00,0xc5,0x20,0x04] 52 # CHECK-64: sllv $1, $4, $1 # encoding: [0x00,0x24,0x08,0x04] 58 # CHECK-64: sllv $1, $5, $1 # encoding: [0x00,0x25,0x08,0x04]
|
/external/llvm/test/MC/Mips/mips1/ |
H A D | valid.s | 92 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 93 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips2/ |
H A D | valid.s | 118 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 119 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips3/ |
H A D | valid.s | 183 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 184 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips32/ |
H A D | valid.s | 148 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 149 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips32r2/ |
H A D | valid.s | 183 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 184 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips32r3/ |
H A D | valid.s | 183 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 184 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips32r5/ |
H A D | valid.s | 184 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 185 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips4/ |
H A D | valid.s | 211 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 212 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips5/ |
H A D | valid.s | 212 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 213 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips64/ |
H A D | valid.s | 230 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 231 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips64r2/ |
H A D | valid.s | 256 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 257 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips64r3/ |
H A D | valid.s | 256 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 257 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/mips64r5/ |
H A D | valid.s | 257 sll $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04] 258 sllv $a3,$zero,$9 # CHECK: sllv $7, $zero, $9 # encoding: [0x01,0x20,0x38,0x04]
|
/external/llvm/test/MC/Mips/micromips64r6/ |
H A D | valid.s | 242 sllv $2, $3, $5 # CHECK: sllv $2, $3, $5 # encoding: [0x00,0x65,0x10,0x10] 247 sll $2, $3, $5 # CHECK: sllv $2, $3, $5 # encoding: [0x00,0x65,0x10,0x10] 250 sll $2, $3 # CHECK: sllv $2, $2, $3 # encoding: [0x00,0x43,0x10,0x10]
|
/external/llvm/test/MC/Mips/micromips32r6/ |
H A D | valid.s | 322 sllv $2, $3, $5 # CHECK: sllv $2, $3, $5 # encoding: [0x00,0x65,0x10,0x10] 327 sll $2, $3, $5 # CHECK: sllv $2, $3, $5 # encoding: [0x00,0x65,0x10,0x10] 330 sll $2, $3 # CHECK: sllv $2, $2, $3 # encoding: [0x00,0x43,0x10,0x10]
|
/external/swiftshader/third_party/subzero/src/ |
H A D | IceAssemblerMIPS32.h | 261 void sllv(const Operand *OpRd, const Operand *OpRt, const Operand *OpRs);
|