Searched refs:dstBegin (Results 1 - 6 of 6) sorted by relevance
/art/compiler/optimizing/ |
H A D | intrinsics_x86.cc | 1739 // public void getChars(int srcBegin, int srcEnd, char[] dst, int dstBegin); 1765 // public void getChars(int srcBegin, int srcEnd, char[] dst, int dstBegin); 1772 Register dstBegin = locations->InAt(4).AsRegister<Register>(); local 1810 __ leal(EDI, Address(dst, dstBegin, ScaleFactor::TIMES_2, data_offset)); 1827 __ leal(EDI, Address(dst, dstBegin, ScaleFactor::TIMES_2, data_offset));
|
H A D | intrinsics_x86_64.cc | 1900 // public void getChars(int srcBegin, int srcEnd, char[] dst, int dstBegin); 1925 // public void getChars(int srcBegin, int srcEnd, char[] dst, int dstBegin); 1932 CpuRegister dstBegin = locations->InAt(4).AsRegister<CpuRegister>(); local 1963 __ leaq(CpuRegister(RDI), Address(dst, dstBegin, ScaleFactor::TIMES_2, data_offset)); 1983 __ leaq(CpuRegister(RDI), Address(dst, dstBegin, ScaleFactor::TIMES_2, data_offset));
|
H A D | intrinsics_arm64.cc | 2066 // void getCharsNoCheck(int srcBegin, int srcEnd, char[] dst, int dstBegin); 2072 Register dstBegin = XRegisterFrom(locations->InAt(4)); local 2090 __ Add(dst_ptr, dst_ptr, Operand(dstBegin, LSL, 1));
|
H A D | intrinsics_arm_vixl.cc | 3104 // void getCharsNoCheck(int srcBegin, int srcEnd, char[] dst, int dstBegin); 3110 vixl32::Register dstBegin = InputRegisterAt(invoke, 4); local 3120 __ Add(dst_ptr, dst_ptr, Operand(dstBegin, vixl32::LSL, 1));
|
H A D | intrinsics_mips.cc | 2650 // void java.lang.String.getChars(int srcBegin, int srcEnd, char[] dst, int dstBegin) 2678 Register dstBegin = locations->InAt(4).AsRegister<Register>(); local 2700 __ ShiftAndAdd(dstPtr, dstBegin, dstPtr, char_shift);
|
H A D | intrinsics_mips64.cc | 1957 // void java.lang.String.getChars(int srcBegin, int srcEnd, char[] dst, int dstBegin) 1985 GpuRegister dstBegin = locations->InAt(4).AsRegister<GpuRegister>(); local 2007 __ Dlsa(dstPtr, dstBegin, dstPtr, char_shift);
|
Completed in 92 milliseconds