| /system/core/libpixelflinger/codeflinger/ |
| H A D | ARMAssembler.cpp | 496 uint32_t ARMAssembler::reg_imm(int Rm, int type, uint32_t shift) function in class:android::ARMAssembler
536 reg_imm(abs(Rm), type, shift);
541 return (1<<25) | (((uint32_t(Rm)>>31)^1)<<23) | reg_imm(abs(Rm), type, shift);
|
| H A D | ARMAssembler.h | 70 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
| H A D | ARMAssemblerInterface.h | 81 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift) = 0;
|
| H A D | ARMAssemblerProxy.cpp | 93 uint32_t ARMAssemblerProxy::reg_imm(int Rm, int type, uint32_t shift) function in class:android::ARMAssemblerProxy
95 return mTarget->reg_imm(Rm, type, shift);
|
| H A D | ARMAssemblerProxy.h | 59 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
| H A D | Arm64Assembler.cpp | 884 uint32_t ArmToArm64Assembler::reg_imm(int Rm, int type, uint32_t shift) function in class:android::ArmToArm64Assembler
|
| H A D | Arm64Assembler.h | 83 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
| H A D | GGLAssembler.cpp | 208 reg_imm(parts.count.reg, ROR, GGL_DITHER_ORDER_SHIFT));
212 reg_imm(parts.count.reg, ROR, 32 - GGL_DITHER_ORDER_SHIFT));
378 ADD(AL, 0, tx, tx, reg_imm(ty, LSL, GGL_DITHER_ORDER_SHIFT));
379 ORR(AL, 0, parts.count.reg, tx, reg_imm(parts.count.reg, LSL, 16));
383 MOV(AL, 0, parts.count.reg, reg_imm(parts.count.reg, LSL, 16));
431 ADD(AL, 0, Rs, Rs, reg_imm(parts.count.reg, LSR, 16));
432 ADDR_ADD(AL, 0, zbase, zbase, reg_imm(Rs, LSL, 1));
447 ADDR_ADD(AL, 0, parts.covPtr.reg, parts.covPtr.reg, reg_imm(Rx, LSL, 1));
554 MOV(AL, 0, fragment.reg, reg_imm(incoming.reg, LSR, incoming.l));
574 reg_imm(mAlphaSourc
[all...] |
| H A D | MIPS64Assembler.cpp | 221 uint32_t ArmToMips64Assembler::reg_imm(int Rm, int type, uint32_t shift) function in class:android::ArmToMips64Assembler
352 // this works with the imm(), reg_imm() methods above, which are directly
|
| H A D | MIPS64Assembler.h | 73 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
| H A D | MIPSAssembler.cpp | 43 ** Refactored ARM address-mode static functions (imm(), reg_imm(), imm12_pre(), etc.)
232 uint32_t ArmToMipsAssembler::reg_imm(int Rm, int type, uint32_t shift) function in class:android::ArmToMipsAssembler
367 // this works with the imm(), reg_imm() methods above, which are directly
|
| H A D | MIPSAssembler.h | 68 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
| H A D | blending.cpp | 56 BIC(AL, 0, factor.reg, factor.reg, reg_imm(factor.reg, ASR, 31));
139 MOV(AL, 0, temp.reg, reg_imm(temp.reg, LSR, temp.l));
149 MOV(AL, 0, fragment.reg, reg_imm(temp.reg, LSR, temp.l));
332 ADD(AL, 0, factor.reg, fb.reg, reg_imm(fb.reg, LSR, fb.s-1));
338 reg_imm(fragment.reg, LSR, fragment.s-1));
344 reg_imm(src_alpha.reg, LSR, src_alpha.s-1));
351 reg_imm(factor.reg, LSR, factor.s-1));
372 MOV(AL, 0, factor.reg, reg_imm(factor.reg, LSR, factor.s-8));
448 if (shift>0) RSB(AL, 0, diff.reg, fb.reg, reg_imm(fragment.reg, LSR, shift));
449 else if (shift<0) RSB(AL, 0, diff.reg, fb.reg, reg_imm(fragmen
[all...] |
| H A D | load_store.cpp | 44 MOV(AL, 0, s.reg, reg_imm(s.reg, ROR, 8));
46 MOV(AL, 0, s.reg, reg_imm(s.reg, ROR, 8));
49 MOV(AL, 0, s.reg, reg_imm(s.reg, ROR, 16));
84 ORR(AL, 0, s.reg, s.reg, reg_imm(s0, LSL, 8));
86 ORR(AL, 0, s.reg, s.reg, reg_imm(s0, LSL, 16));
91 ORR(AL, 0, s1, s1, reg_imm(s0, LSL, 8));
93 ORR(AL, 0, s.reg, s1, reg_imm(s0, LSL, 16));
127 MOV(AL, 0, d.reg, reg_imm(s, LSL, 32-h));
135 MOV(AL, 0, d.reg, reg_imm(s, LSR, l)); // component = packed >> l;
202 RSB(AL, 0, d, s, reg_imm(
[all...] |
| H A D | texturing.cpp | 99 MOV(AL, 0, end, reg_imm(parts.count.reg, LSR, 16));
102 BIC(AL, 0, c, c, reg_imm(c, ASR, 31));
163 reg_imm(parts.iterated.reg, LSR, 16));
221 reg_imm(fragment.reg, ASR, 31));
348 ADD(AL, 0, Rx, Rx, reg_imm(txPtr.reg, ASR, 16)); // x += (s>>16)
350 ADD(AL, 0, Ry, Ry, reg_imm(txPtr.reg, ASR, 16)); // y += (t>>16)
528 MOV(AL, 1, u, reg_imm(u, ASR, FRAC_BITS));
533 MOV(GE, 0, width, reg_imm(width, LSL, shift));
549 CMP(AL, width, reg_imm(u, ASR, FRAC_BITS));
550 MOV(LE, 0, u, reg_imm(widt
[all...] |
| /system/core/libpixelflinger/tests/arch-arm64/assembler/ |
| H A D | arm64_assembler_test.cpp | 444 op2 = a64asm->reg_imm(Rm, test.shiftMode, test.shiftAmount);
|
| /system/core/libpixelflinger/tests/arch-mips64/assembler/ |
| H A D | mips64_assembler_test.cpp | 406 op2 = a64asm->reg_imm(Rm, test.shiftMode, test.shiftAmount);
|