Searched defs:CCR (Results 1 - 4 of 4) sorted by relevance

/drivers/dma/
H A Dtxx9dmac.h80 TXX9_DMA_REG32(CCR); /* Channel Control Register */
90 u32 CCR; member in struct:txx9dmac_cregs32
281 desc->hwdesc.CCR |= TXX9_DMA_CCR_INTENT;
283 desc->hwdesc32.CCR |= TXX9_DMA_CCR_INTENT;
297 desc->hwdesc.CCR = ccr;
301 desc->hwdesc32.CCR = ccr;
H A Dpl330.c334 CCR, enumerator in enum:dmamov_dst
709 dst == SAR ? "SAR" : (dst == DAR ? "DAR" : "CCR"), val);
1309 /* DMAMOV CCR, ccr */
1310 off += _emit_MOV(dry_run, &buf[off], CCR, pxs->ccr);
/drivers/tty/
H A Dsynclink_gt.c400 #define CCR 0x89 /* clock control */ macro
3939 /* CCR (clock control)
3947 wr_reg8(info, CCR, 0x49);
4221 /* CCR (clock control)
4230 wr_reg8(info, CCR, 0x69);
4409 /* CCR (clock control)
4443 wr_reg8(info, CCR, (unsigned char)val);
H A Dsynclink.c342 #define CCR 0x06 /* Channel Control Register */ macro
5155 /* Channel Control Register (CCR)
5184 usc_OutReg( info, CCR, RegValue );
6092 /* Channel Control Register (CCR)
6106 usc_OutReg( info, CCR, 0x0100 );

Completed in 76 milliseconds