Searched defs:cache_levels (Results 1 - 3 of 3) sorted by relevance

/arch/arm/kvm/
H A Dcoproc.c42 static u32 cache_levels; variable
798 ctype = (cache_levels >> (level * 3)) & 7;
1272 asm volatile("mrc p15, 1, %0, c0, c0, 1" : "=r" (cache_levels));
1274 if (((cache_levels >> (i*3)) & 7) == 0)
1277 cache_levels &= (1 << (i*3))-1;
/arch/arm64/kvm/
H A Dsys_regs.c50 static u32 cache_levels; variable
1234 ctype = (cache_levels >> (level * 3)) & 7;
1505 cache_levels = clidr.val;
1507 if (((cache_levels >> (i*3)) & 7) == 0)
1510 cache_levels &= (1 << (i*3))-1;
/arch/ia64/include/asm/
H A Dpal.h992 static inline long ia64_pal_cache_summary(unsigned long *cache_levels, argument
997 if (cache_levels)
998 *cache_levels = iprv.v0;

Completed in 87 milliseconds