/drivers/gpu/drm/gma500/ |
H A D | blitter.c | 23 int gma_blt_wait_idle(struct drm_psb_private *dev_priv) argument 29 if (IS_CDV(dev_priv->dev))
|
H A D | gma_device.c | 23 struct drm_psb_private *dev_priv = dev->dev_private; local 34 dev_priv->core_freq = 100; 37 dev_priv->core_freq = 133; 40 dev_priv->core_freq = 150; 43 dev_priv->core_freq = 178; 46 dev_priv->core_freq = 200; 51 dev_priv->core_freq = 266; 54 dev_priv->core_freq = 0;
|
H A D | backlight.c | 32 struct drm_psb_private *dev_priv = dev->dev_private; local 33 backlight_update_status(dev_priv->backlight_device); 40 struct drm_psb_private *dev_priv = dev->dev_private; local 41 dev_priv->backlight_enabled = true; 42 if (dev_priv->backlight_device) { 43 dev_priv->backlight_device->props.brightness = dev_priv->backlight_level; 52 struct drm_psb_private *dev_priv = dev->dev_private; local 53 dev_priv->backlight_enabled = false; 54 if (dev_priv 64 struct drm_psb_private *dev_priv = dev->dev_private; local 76 struct drm_psb_private *dev_priv = dev->dev_private; local 87 struct drm_psb_private *dev_priv = dev->dev_private; local [all...] |
H A D | mdfld_output.c | 36 struct drm_psb_private *dev_priv = dev->dev_private; local 37 return dev_priv->mdfld_panel_id; 55 /* if (dev_priv->mdfld_hdmi_present) 56 mdfld_hdmi_init(dev, &dev_priv->mode_dev); */ 64 struct drm_psb_private *dev_priv = dev->dev_private; local 67 dev_priv->mdfld_panel_id = TC35876X; 69 mdfld_init_panel(dev, 0, dev_priv->mdfld_panel_id);
|
H A D | psb_lid.c | 28 struct drm_psb_private * dev_priv = (struct drm_psb_private *)data; local 29 struct drm_device *dev = (struct drm_device *)dev_priv->dev; 30 struct timer_list *lid_timer = &dev_priv->lid_timer; 32 u32 __iomem *lid_state = dev_priv->opregion.lid_state; 35 if (readl(lid_state) == dev_priv->lid_last_state) 61 dev_priv->lid_last_state = readl(lid_state); 64 spin_lock_irqsave(&dev_priv->lid_lock, irq_flags); 69 spin_unlock_irqrestore(&dev_priv->lid_lock, irq_flags); 72 void psb_lid_timer_init(struct drm_psb_private *dev_priv) argument 74 struct timer_list *lid_timer = &dev_priv 90 psb_lid_timer_takedown(struct drm_psb_private *dev_priv) argument [all...] |
H A D | mdfld_tpo_vid.c | 33 struct drm_psb_private *dev_priv = dev->dev_private; local 34 struct oaktrail_timing_info *ti = &dev_priv->gct_data.DTD;
|
H A D | gem.c | 182 struct drm_psb_private *dev_priv; local 186 dev_priv = dev->dev_private; 212 pfn = (dev_priv->stolen_base + r->offset) >> PAGE_SHIFT;
|
H A D | mdfld_tmd_vid.c | 36 struct drm_psb_private *dev_priv = dev->dev_private; local 37 struct oaktrail_timing_info *ti = &dev_priv->gct_data.DTD;
|
/drivers/gpu/drm/i915/ |
H A D | i915_gem_debug.c | 37 struct drm_i915_private *dev_priv = dev->dev_private; local 44 list_for_each_entry(obj, &dev_priv->render_ring.active_list, list) { 66 list_for_each_entry(obj, &dev_priv->mm.flushing_list, list) { 84 list_for_each_entry(obj, &dev_priv->mm.gpu_write_list, gpu_write_list) {
|
H A D | intel_modes.c | 85 struct drm_i915_private *dev_priv = dev->dev_private; local 88 prop = dev_priv->force_audio_property; 97 dev_priv->force_audio_property = prop; 112 struct drm_i915_private *dev_priv = dev->dev_private; local 115 prop = dev_priv->broadcast_rgb_property; 124 dev_priv->broadcast_rgb_property = prop;
|
H A D | i915_ums.c | 36 struct drm_i915_private *dev_priv = dev->dev_private; local 53 struct drm_i915_private *dev_priv = dev->dev_private; local 65 array = dev_priv->regfile.save_palette_a; 67 array = dev_priv->regfile.save_palette_b; 75 struct drm_i915_private *dev_priv = dev->dev_private; local 87 array = dev_priv->regfile.save_palette_a; 89 array = dev_priv->regfile.save_palette_b; 97 struct drm_i915_private *dev_priv = dev->dev_private; local 101 dev_priv->regfile.saveCURACNTR = I915_READ(_CURACNTR); 102 dev_priv 294 struct drm_i915_private *dev_priv = dev->dev_private; local [all...] |
H A D | dvo.h | 41 void *dev_priv; member in struct:intel_dvo_device
|
H A D | i915_gem_evict.c | 245 struct drm_i915_private *dev_priv = dev->dev_private; local 250 list_for_each_entry(vm, &dev_priv->vm_list, global_link) { 273 list_for_each_entry_safe(vm, v, &dev_priv->vm_list, global_link)
|
H A D | i915_suspend.c | 34 struct drm_i915_private *dev_priv = dev->dev_private; local 42 struct drm_i915_private *dev_priv = dev->dev_private; local 51 struct drm_i915_private *dev_priv = dev->dev_private; local 60 struct drm_i915_private *dev_priv = dev->dev_private; local 68 struct drm_i915_private *dev_priv = dev->dev_private; local 73 dev_priv->regfile.saveVGA0 = I915_READ(VGA0); 74 dev_priv->regfile.saveVGA1 = I915_READ(VGA1); 75 dev_priv->regfile.saveVGA_PD = I915_READ(VGA_PD); 76 dev_priv->regfile.saveVGACNTRL = I915_READ(i915_vgacntrl_reg(dev)); 79 dev_priv 132 struct drm_i915_private *dev_priv = dev->dev_private; local 194 struct drm_i915_private *dev_priv = dev->dev_private; local 249 struct drm_i915_private *dev_priv = dev->dev_private; local 306 struct drm_i915_private *dev_priv = dev->dev_private; local 353 struct drm_i915_private *dev_priv = dev->dev_private; local [all...] |
/drivers/gpu/drm/r128/ |
H A D | r128_irq.c | 39 const drm_r128_private_t *dev_priv = dev->dev_private; local 44 return atomic_read(&dev_priv->vbl_received); 50 drm_r128_private_t *dev_priv = (drm_r128_private_t *) dev->dev_private; local 58 atomic_inc(&dev_priv->vbl_received); 67 drm_r128_private_t *dev_priv = dev->dev_private; local 94 drm_r128_private_t *dev_priv = (drm_r128_private_t *) dev->dev_private; local 109 drm_r128_private_t *dev_priv = (drm_r128_private_t *) dev->dev_private; local 110 if (!dev_priv)
|
/drivers/gpu/drm/via/ |
H A D | via_map.c | 30 drm_via_private_t *dev_priv = dev->dev_private; local 34 dev_priv->sarea = drm_legacy_getsarea(dev); 35 if (!dev_priv->sarea) { 37 dev->dev_private = (void *)dev_priv; 42 dev_priv->fb = drm_legacy_findmap(dev, init->fb_offset); 43 if (!dev_priv->fb) { 45 dev->dev_private = (void *)dev_priv; 49 dev_priv->mmio = drm_legacy_findmap(dev, init->mmio_offset); 50 if (!dev_priv->mmio) { 52 dev->dev_private = (void *)dev_priv; 96 drm_via_private_t *dev_priv; local 121 drm_via_private_t *dev_priv = dev->dev_private; local [all...] |
H A D | via_video.c | 32 void via_init_futex(drm_via_private_t *dev_priv) argument 39 init_waitqueue_head(&(dev_priv->decoder_queue[i])); 40 XVMCLOCKPTR(dev_priv->sarea_priv, i)->lock = 0; 44 void via_cleanup_futex(drm_via_private_t *dev_priv) argument 48 void via_release_futex(drm_via_private_t *dev_priv, int context) argument 53 if (!dev_priv->sarea_priv) 57 lock = (volatile int *)XVMCLOCKPTR(dev_priv->sarea_priv, i); 61 wake_up(&(dev_priv->decoder_queue[i])); 72 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; local 73 drm_via_sarea_t *sAPriv = dev_priv [all...] |
H A D | via_mm.c | 43 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; local 46 drm_mm_init(&dev_priv->agp_mm, 0, agp->size >> VIA_MM_ALIGN_SHIFT); 48 dev_priv->agp_initialized = 1; 49 dev_priv->agp_offset = agp->offset; 59 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; local 62 drm_mm_init(&dev_priv->vram_mm, 0, fb->size >> VIA_MM_ALIGN_SHIFT); 64 dev_priv->vram_initialized = 1; 65 dev_priv->vram_offset = fb->offset; 76 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; local 78 via_release_futex(dev_priv, contex 93 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; local 116 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; local 182 drm_via_private_t *dev_priv = dev->dev_private; local [all...] |
/drivers/gpu/drm/vmwgfx/ |
H A D | vmwgfx_ttm_glue.c | 34 struct vmw_private *dev_priv; local 42 dev_priv = vmw_priv(file_priv->minor->dev); 43 return ttm_bo_mmap(filp, vma, &dev_priv->bdev); 57 int vmw_ttm_global_init(struct vmw_private *dev_priv) argument 62 global_ref = &dev_priv->mem_global_ref; 74 dev_priv->bo_global_ref.mem_glob = 75 dev_priv->mem_global_ref.object; 76 global_ref = &dev_priv->bo_global_ref.ref; 90 drm_global_item_unref(&dev_priv->mem_global_ref); 94 void vmw_ttm_global_release(struct vmw_private *dev_priv) argument [all...] |
H A D | vmwgfx_dmabuf.c | 37 * @dev_priv: Driver private. 50 int vmw_dmabuf_to_placement(struct vmw_private *dev_priv, argument 58 ret = ttm_write_lock(&dev_priv->reservation_sem, interruptible); 62 vmw_execbuf_release_pinned_bo(dev_priv); 73 ttm_write_unlock(&dev_priv->reservation_sem); 85 * @dev_priv: Driver private. 93 int vmw_dmabuf_to_vram_or_gmr(struct vmw_private *dev_priv, argument 101 ret = ttm_write_lock(&dev_priv->reservation_sem, interruptible); 106 vmw_execbuf_release_pinned_bo(dev_priv); 144 ttm_write_unlock(&dev_priv 163 vmw_dmabuf_to_vram(struct vmw_private *dev_priv, struct vmw_dma_buffer *buf, bool pin, bool interruptible) argument 195 vmw_dmabuf_to_start_of_vram(struct vmw_private *dev_priv, struct vmw_dma_buffer *buf, bool pin, bool interruptible) argument 258 vmw_dmabuf_unpin(struct vmw_private *dev_priv, struct vmw_dma_buffer *buf, bool interruptible) argument [all...] |
H A D | vmwgfx_gmr.c | 38 static int vmw_gmr2_bind(struct vmw_private *dev_priv, argument 54 cmd_orig = cmd = vmw_fifo_reserve(dev_priv, cmd_size); 101 vmw_fifo_commit(dev_priv, cmd_size); 106 static void vmw_gmr2_unbind(struct vmw_private *dev_priv, argument 113 cmd = vmw_fifo_reserve(dev_priv, define_size); 124 vmw_fifo_commit(dev_priv, define_size); 128 int vmw_gmr_bind(struct vmw_private *dev_priv, argument 140 if (unlikely(!(dev_priv->capabilities & SVGA_CAP_GMR2))) 143 return vmw_gmr2_bind(dev_priv, &data_iter, num_pages, gmr_id); 147 void vmw_gmr_unbind(struct vmw_private *dev_priv, in argument [all...] |
H A D | vmwgfx_gmrid_manager.c | 119 struct vmw_private *dev_priv = local 133 gman->max_gmr_ids = dev_priv->max_gmr_ids; 134 gman->max_gmr_pages = dev_priv->max_gmr_pages; 138 gman->max_gmr_pages = dev_priv->max_mob_pages;
|
/drivers/gpu/drm/mga/ |
H A D | mga_irq.c | 40 const drm_mga_private_t *const dev_priv = local 46 return atomic_read(&dev_priv->vbl_received); 53 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local 62 atomic_inc(&dev_priv->vbl_received); 81 atomic_inc(&dev_priv->last_fence_retired); 82 wake_up(&dev_priv->fence_queue); 93 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local 123 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local 131 DRM_WAIT_ON(ret, dev_priv->fence_queue, 3 * HZ, 132 (((cur_fence = atomic_read(&dev_priv 142 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local 152 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local 165 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local [all...] |
H A D | mga_warp.c | 49 int mga_warp_install_microcode(drm_mga_private_t *dev_priv) argument 51 unsigned char *vcbase = dev_priv->warp->handle; 52 unsigned long pcbase = dev_priv->warp->offset; 61 switch (dev_priv->chipset) { 104 if (size > dev_priv->warp->size) { 106 size, dev_priv->warp->size); 111 memset(dev_priv->warp_pipe_phys, 0, sizeof(dev_priv->warp_pipe_phys)); 120 dev_priv->warp_pipe_phys[where] = pcbase; 136 int mga_warp_init(drm_mga_private_t *dev_priv) argument [all...] |
/drivers/gpu/drm/sis/ |
H A D | sis_drv.c | 42 drm_sis_private_t *dev_priv; local 46 dev_priv = kzalloc(sizeof(drm_sis_private_t), GFP_KERNEL); 47 if (dev_priv == NULL) 50 idr_init(&dev_priv->object_idr); 51 dev->dev_private = (void *)dev_priv; 52 dev_priv->chipset = chipset; 59 drm_sis_private_t *dev_priv = dev->dev_private; local 61 idr_destroy(&dev_priv->object_idr); 63 kfree(dev_priv);
|