/drivers/clk/qcom/ |
H A D | clk-regmap.h | 25 * @enable_reg: register when using regmap enable/disable ops 33 unsigned int enable_reg; member in struct:clk_regmap
|
/drivers/acpi/acpica/ |
H A D | evgpe.c | 346 u32 enable_reg; local 413 acpi_hw_read(&enable_reg, 425 status_reg, enable_reg, 431 enabled_status_byte = (u8)(status_reg & enable_reg);
|
/drivers/input/misc/ |
H A D | sparcspkr.c | 22 void __iomem *enable_reg; member in struct:grover_beep_info 126 sbus_writeb(sbus_readb(info->enable_reg) | 3, info->enable_reg); 134 sbus_writeb(sbus_readb(info->enable_reg) & 0xFC, info->enable_reg); 287 info->enable_reg = of_ioremap(&op->resource[3], 0, 1, "grover beep enable"); 288 if (!info->enable_reg) 300 of_iounmap(&op->resource[3], info->enable_reg, 1); 321 of_iounmap(&op->resource[3], info->enable_reg, 1);
|
/drivers/regulator/ |
H A D | max8925-regulator.c | 42 int enable_reg; member in struct:max8925_regulator_info 73 return max8925_set_bits(info->i2c, info->enable_reg, 84 return max8925_set_bits(info->i2c, info->enable_reg, 95 ret = max8925_reg_read(info->i2c, info->enable_reg); 117 return max8925_set_bits(info->i2c, info->enable_reg, mask, data); 171 .enable_reg = MAX8925_SDCTL##_id, \ 187 .enable_reg = MAX8925_LDOCTL##_id, \
|
H A D | tps6586x-regulator.c | 63 int enable_reg[2]; member in struct:tps6586x_regulator 123 .enable_reg = TPS6586X_SUPPLY##ereg0, \ 130 .enable_reg[0] = TPS6586X_SUPPLY##ereg0, \ 132 .enable_reg[1] = TPS6586X_SUPPLY##ereg1, \ 148 .enable_reg = TPS6586X_SUPPLY##ereg0, \ 155 .enable_reg[0] = TPS6586X_SUPPLY##ereg0, \ 157 .enable_reg[1] = TPS6586X_SUPPLY##ereg1, \ 276 if (ri->enable_reg[0] == ri->enable_reg[1] && 280 ret = tps6586x_read(parent, ri->enable_reg[ [all...] |
H A D | as3722-regulator.c | 67 u32 enable_reg; member in struct:as3722_register_mapping 96 .enable_reg = AS3722_SD_CONTROL_REG, 108 .enable_reg = AS3722_SD_CONTROL_REG, 121 .enable_reg = AS3722_SD_CONTROL_REG, 135 .enable_reg = AS3722_SD_CONTROL_REG, 149 .enable_reg = AS3722_SD_CONTROL_REG, 163 .enable_reg = AS3722_SD_CONTROL_REG, 176 .enable_reg = AS3722_SD_CONTROL_REG, 189 .enable_reg = AS3722_LDOCONTROL0_REG, 201 .enable_reg [all...] |
H A D | da903x.c | 85 int enable_reg; member in struct:da903x_regulator_info 144 return da903x_set_bits(da9034_dev, info->enable_reg, 153 return da903x_clr_bits(da9034_dev, info->enable_reg, 164 ret = da903x_read(da9034_dev, info->enable_reg, ®_val); 329 .enable_reg = _pmic##_##ereg, \ 351 .enable_reg = _pmic##_##ereg, \
|
H A D | s5m8767.c | 923 int enable_reg, enable_val; local 939 s5m8767_get_register(s5m8767, id, &enable_reg, 941 regulators[id].enable_reg = enable_reg;
|
/drivers/char/agp/ |
H A D | amd-k7-agp.c | 210 u16 enable_reg; local 233 enable_reg = readw(amd_irongate_private.registers+AMD_GARTENABLE); 234 enable_reg = (enable_reg | 0x0004); 235 writew(enable_reg, amd_irongate_private.registers+AMD_GARTENABLE); 253 u16 enable_reg; local 257 enable_reg = readw(amd_irongate_private.registers+AMD_GARTENABLE); 258 enable_reg = (enable_reg & ~(0x0004)); 259 writew(enable_reg, amd_irongate_privat [all...] |
H A D | sworks-agp.c | 266 u8 enable_reg; local 292 pci_read_config_byte(serverworks_private.svrwrks_dev,SVWRKS_AGP_ENABLE, &enable_reg); 293 enable_reg |= 0x1; /* Agp Enable bit */ 294 pci_write_config_byte(serverworks_private.svrwrks_dev,SVWRKS_AGP_ENABLE, enable_reg); 303 pci_read_config_byte(agp_bridge->dev, SVWRKS_CACHING, &enable_reg); 304 enable_reg &= ~0x3; 305 pci_write_config_byte(agp_bridge->dev, SVWRKS_CACHING, enable_reg); 307 pci_read_config_byte(agp_bridge->dev, SVWRKS_FEATURE, &enable_reg); 308 enable_reg |= (1<<6); 309 pci_write_config_byte(agp_bridge->dev,SVWRKS_FEATURE, enable_reg); [all...] |
/drivers/iio/adc/ |
H A D | exynos_adc.c | 97 void __iomem *enable_reg; member in struct:exynos_adc 186 writel(1, info->enable_reg); 201 writel(0, info->enable_reg); 317 writel(1, info->enable_reg); 335 writel(0, info->enable_reg); 562 info->enable_reg = devm_ioremap_resource(&pdev->dev, mem); 563 if (IS_ERR(info->enable_reg)) 564 return PTR_ERR(info->enable_reg);
|
/drivers/clk/zynq/ |
H A D | clkc.c | 110 u32 enable_reg; local 153 enable_reg = clk_readl(fclk_gate_reg) & 1; 154 if (enable && !enable_reg) {
|
/drivers/video/fbdev/omap2/dss/ |
H A D | dsi.c | 865 const struct dsi_reg enable_reg, 884 old_mask = dsi_read_reg(dsidev, enable_reg); 887 dsi_write_reg(dsidev, enable_reg, mask); 890 dsi_read_reg(dsidev, enable_reg); 862 _omap_dsi_configure_irqs(struct platform_device *dsidev, struct dsi_isr_data *isr_array, unsigned isr_array_size, u32 default_mask, const struct dsi_reg enable_reg, const struct dsi_reg status_reg) argument
|