/drivers/media/platform/omap3isp/ |
H A D | ispstat.h | 88 struct v4l2_subdev subdev; member in struct:ispstat 137 int omap3isp_stat_subscribe_event(struct v4l2_subdev *subdev, 140 int omap3isp_stat_unsubscribe_event(struct v4l2_subdev *subdev, 143 int omap3isp_stat_s_stream(struct v4l2_subdev *subdev, int enable);
|
/drivers/staging/media/omap4iss/ |
H A D | iss_ipipe.h | 34 * @subdev: V4L2 subdevice 45 struct v4l2_subdev subdev; member in struct:iss_ipipe_device
|
H A D | iss.c | 154 dev_warn(iss->dev, "no pixel rate control in subdev %s\n", 378 * count of all subdev entities in the pipeline. 411 * Change the entity use count by @change. If the entity is a subdev update its 419 struct v4l2_subdev *subdev; local 421 subdev = media_entity_type(entity) == MEDIA_ENT_T_V4L2_SUBDEV 424 if (entity->use_count == 0 && change > 0 && subdev != NULL) { 427 ret = v4l2_subdev_call(subdev, core, s_power, 1); 435 if (entity->use_count == 0 && change < 0 && subdev != NULL) 436 v4l2_subdev_call(subdev, core, s_power, 0); 579 struct v4l2_subdev *subdev; local 633 struct v4l2_subdev *subdev; local 1133 struct v4l2_subdev *subdev; local [all...] |
/drivers/gpu/drm/nouveau/core/engine/device/ |
H A D | nv10.c | 25 #include <subdev/bios.h> 26 #include <subdev/bus.h> 27 #include <subdev/gpio.h> 28 #include <subdev/i2c.h> 29 #include <subdev/clock.h> 30 #include <subdev/devinit.h> 31 #include <subdev/mc.h> 32 #include <subdev/timer.h> 33 #include <subdev/fb.h> 34 #include <subdev/instme [all...] |
H A D | nvc0.c | 25 #include <subdev/bios.h> 26 #include <subdev/bus.h> 27 #include <subdev/gpio.h> 28 #include <subdev/i2c.h> 29 #include <subdev/fuse.h> 30 #include <subdev/clock.h> 31 #include <subdev/therm.h> 32 #include <subdev/mxm.h> 33 #include <subdev/devinit.h> 34 #include <subdev/m [all...] |
H A D | nve0.c | 25 #include <subdev/bios.h> 26 #include <subdev/bus.h> 27 #include <subdev/gpio.h> 28 #include <subdev/i2c.h> 29 #include <subdev/fuse.h> 30 #include <subdev/clock.h> 31 #include <subdev/therm.h> 32 #include <subdev/mxm.h> 33 #include <subdev/devinit.h> 34 #include <subdev/m [all...] |
/drivers/gpu/drm/nouveau/core/engine/disp/ |
H A D | outpdp.h | 4 #include <subdev/bios.h> 5 #include <subdev/bios/dp.h>
|
H A D | sornv94.c | 27 #include <subdev/bios.h> 28 #include <subdev/bios/dcb.h> 29 #include <subdev/bios/dp.h> 30 #include <subdev/bios/init.h> 31 #include <subdev/timer.h>
|
H A D | sornvd0.c | 27 #include <subdev/bios.h> 28 #include <subdev/bios/dcb.h> 29 #include <subdev/bios/dp.h> 30 #include <subdev/bios/init.h> 31 #include <subdev/timer.h>
|
H A D | dacnv50.c | 29 #include <subdev/bios.h> 30 #include <subdev/bios/dcb.h> 31 #include <subdev/timer.h>
|
/drivers/gpu/drm/nouveau/core/engine/mpeg/ |
H A D | nv50.c | 28 #include <subdev/vm.h> 29 #include <subdev/bar.h> 30 #include <subdev/timer.h> 124 * PMPEG engine/subdev functions 128 nv50_mpeg_intr(struct nouveau_subdev *subdev) argument 130 struct nv50_mpeg_priv *priv = (void *)subdev; 155 nv50_vpe_intr(struct nouveau_subdev *subdev) argument 157 struct nv50_mpeg_priv *priv = (void *)subdev; 160 nv50_mpeg_intr(subdev);
|
/drivers/gpu/drm/nouveau/core/include/subdev/ |
H A D | bus.h | 4 #include <core/subdev.h> 21 return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_BUS];
|
H A D | pwr.h | 4 #include <core/subdev.h> 33 return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_PWR];
|
H A D | therm.h | 5 #include <core/subdev.h> 50 return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_THERM];
|
H A D | volt.h | 4 #include <core/subdev.h> 32 return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_VOLT];
|
/drivers/gpu/drm/nouveau/core/subdev/bus/ |
H A D | nvc0.c | 29 nvc0_bus_intr(struct nouveau_subdev *subdev) argument 31 struct nouveau_bus *pbus = nouveau_bus(subdev);
|
/drivers/gpu/drm/nouveau/core/subdev/clock/ |
H A D | seq.h | 4 #include <subdev/bus.h> 5 #include <subdev/bus/hwsq.h>
|
/drivers/gpu/drm/nouveau/core/subdev/fb/ |
H A D | ramnv40.c | 25 #include <subdev/bios.h> 26 #include <subdev/bios/bit.h> 27 #include <subdev/bios/pll.h> 28 #include <subdev/bios/init.h> 29 #include <subdev/clock.h> 30 #include <subdev/clock/pll.h> 31 #include <subdev/timer.h> 146 .subdev = nv_subdev(pfb),
|
H A D | ramseq.h | 4 #include <subdev/bus.h> 5 #include <subdev/bus/hwsq.h>
|
/drivers/gpu/drm/nouveau/core/engine/crypt/ |
H A D | nv84.c | 31 #include <subdev/fb.h> 100 * PCRYPT engine/subdev functions 113 nv84_crypt_intr(struct nouveau_subdev *subdev) argument 115 struct nouveau_fifo *pfifo = nouveau_fifo(subdev); 116 struct nouveau_engine *engine = nv_engine(subdev); 118 struct nv84_crypt_priv *priv = (void *)subdev;
|
/drivers/media/i2c/soc_camera/ |
H A D | mt9m111.c | 205 struct v4l2_subdev subdev; member in struct:mt9m111 233 return container_of(i2c_get_clientdata(client), struct mt9m111, subdev); 314 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); 322 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); 336 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); 367 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); 373 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); 389 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); 426 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); 453 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); [all...] |
/drivers/gpu/drm/nouveau/core/core/ |
H A D | engctx.c | 31 #include <subdev/vm.h> 138 struct nouveau_subdev *subdev = nv_subdev(object->engine); local 157 subdev->name, ret); 161 nv_debug(parent, "attached %s context\n", subdev->name); 169 struct nouveau_subdev *subdev = nv_subdev(object->engine); local 184 subdev->name, ret); 188 nv_debug(parent, "detached %s context\n", subdev->name);
|
/drivers/staging/comedi/drivers/ |
H A D | pcl726.c | 328 int subdev; local 363 subdev = board->have_dio ? 3 : 1; 365 subdev++; 366 ret = comedi_alloc_subdevices(dev, subdev); 370 subdev = 0; 373 s = &dev->subdevices[subdev++]; 388 s = &dev->subdevices[subdev++]; 397 s = &dev->subdevices[subdev++]; 408 s = &dev->subdevices[subdev++];
|
/drivers/gpu/drm/nouveau/core/subdev/bios/ |
H A D | conn.c | 27 #include <subdev/bios.h> 28 #include <subdev/bios/dcb.h> 29 #include <subdev/bios/conn.h>
|
/drivers/gpu/drm/nouveau/core/subdev/devinit/ |
H A D | nv05.c | 27 #include <subdev/bios.h> 28 #include <subdev/bios/bmp.h> 29 #include <subdev/vga.h>
|