Searched refs:reg (Results 251 - 275 of 2563) sorted by relevance

<<11121314151617181920>>

/drivers/base/regmap/
H A Dregcache-rbtree.c21 static int regcache_rbtree_write(struct regmap *map, unsigned int reg,
67 unsigned int reg)
78 if (reg >= base_reg && reg <= top_reg)
87 if (reg >= base_reg && reg <= top_reg) {
90 } else if (reg > top_reg) {
92 } else if (reg < base_reg) {
215 map->reg_defaults[i].reg,
258 unsigned int reg, unsigne
66 regcache_rbtree_lookup(struct regmap *map, unsigned int reg) argument
257 regcache_rbtree_read(struct regmap *map, unsigned int reg, unsigned int *value) argument
277 regcache_rbtree_insert_to_block(struct regmap *map, struct regcache_rbtree_node *rbnode, unsigned int base_reg, unsigned int top_reg, unsigned int reg, unsigned int value) argument
324 regcache_rbtree_node_alloc(struct regmap *map, unsigned int reg) argument
374 regcache_rbtree_write(struct regmap *map, unsigned int reg, unsigned int value) argument
[all...]
/drivers/clk/mxs/
H A Dclk-div.c22 * @reg: register address
31 void __iomem *reg; member in struct:clk_div
66 ret = mxs_clk_wait(div->reg, div->busy);
78 void __iomem *reg, u8 shift, u8 width, u8 busy)
94 div->reg = reg;
97 div->divider.reg = reg;
77 mxs_clk_div(const char *name, const char *parent_name, void __iomem *reg, u8 shift, u8 width, u8 busy) argument
/drivers/i2c/busses/
H A Di2c-ocores.c39 void (*setreg)(struct ocores_i2c *i2c, int reg, u8 value);
40 u8 (*getreg)(struct ocores_i2c *i2c, int reg);
77 static void oc_setreg_8(struct ocores_i2c *i2c, int reg, u8 value) argument
79 iowrite8(value, i2c->base + (reg << i2c->reg_shift));
82 static void oc_setreg_16(struct ocores_i2c *i2c, int reg, u8 value) argument
84 iowrite16(value, i2c->base + (reg << i2c->reg_shift));
87 static void oc_setreg_32(struct ocores_i2c *i2c, int reg, u8 value) argument
89 iowrite32(value, i2c->base + (reg << i2c->reg_shift));
92 static inline u8 oc_getreg_8(struct ocores_i2c *i2c, int reg) argument
94 return ioread8(i2c->base + (reg << i2
97 oc_getreg_16(struct ocores_i2c *i2c, int reg) argument
102 oc_getreg_32(struct ocores_i2c *i2c, int reg) argument
107 oc_setreg(struct ocores_i2c *i2c, int reg, u8 value) argument
112 oc_getreg(struct ocores_i2c *i2c, int reg) argument
270 oc_getreg_grlib(struct ocores_i2c *i2c, int reg) argument
283 oc_setreg_grlib(struct ocores_i2c *i2c, int reg, u8 value) argument
[all...]
/drivers/pcmcia/
H A Dtopic.h110 u8 reg_zv, reg; local
117 reg = config_readb(socket, TOPIC97_AUDIO_VIDEO_SWITCH);
118 reg |= TOPIC97_AVS_AUDIO_CONTROL | TOPIC97_AVS_VIDEO_CONTROL;
119 config_writeb(socket, TOPIC97_AUDIO_VIDEO_SWITCH, reg);
124 reg = config_readb(socket, TOPIC97_AUDIO_VIDEO_SWITCH);
125 reg &= ~(TOPIC97_AVS_AUDIO_CONTROL | TOPIC97_AVS_VIDEO_CONTROL);
126 config_writeb(socket, TOPIC97_AUDIO_VIDEO_SWITCH, reg);
/drivers/soc/tegra/fuse/
H A Dfuse-tegra.c88 u32 reg; local
90 reg = readl_relaxed(base + 0x48);
91 reg |= 1 << 28;
92 writel(reg, base + 0x48);
98 reg = readl(base + 0x14);
99 reg |= 1 << 7;
100 writel(reg, base + 0x14);
H A Dspeedo-tegra20.c67 u32 reg; local
83 reg = tegra20_spare_fuse_early(i) |
85 val = (val << 1) | (reg & 0x1);
98 reg = tegra20_spare_fuse_early(i) |
100 val = (val << 1) | (reg & 0x1);
/drivers/block/paride/
H A Dbpck6.c55 #define ATAPI_ALT_STATUS 0x0e /* alternate status reg (read) */
59 static int bpck6_read_regr(PIA *pi, int cont, int reg) argument
64 if (reg<0 || reg>7 || cont<0 || cont>2)
68 out=ppc6_rd_port(PPCSTRUCT(pi),cont?reg|8:reg);
72 static void bpck6_write_regr(PIA *pi, int cont, int reg, int val) argument
75 if (reg>=0 && reg<=7 && cont>=0 && cont<=1)
77 ppc6_wr_port(PPCSTRUCT(pi),cont?reg|
[all...]
/drivers/clk/samsung/
H A Dclk-exynos-clkout.c34 void __iomem *reg; member in struct:exynos_clkout
42 clkout->pmu_debug_save = readl(clkout->reg + EXYNOS_PMU_DEBUG_REG);
49 writel(clkout->pmu_debug_save, clkout->reg + EXYNOS_PMU_DEBUG_REG);
89 clkout->reg = of_iomap(node, 0);
90 if (!clkout->reg)
93 clkout->gate.reg = clkout->reg + EXYNOS_PMU_DEBUG_REG;
98 clkout->mux.reg = clkout->reg + EXYNOS_PMU_DEBUG_REG;
124 iounmap(clkout->reg);
[all...]
/drivers/gpu/drm/tilcdc/
H A Dtilcdc_regs.h116 static inline void tilcdc_write(struct drm_device *dev, u32 reg, u32 data) argument
119 iowrite32(data, priv->mmio + reg);
122 static inline u32 tilcdc_read(struct drm_device *dev, u32 reg) argument
125 return ioread32(priv->mmio + reg);
128 static inline void tilcdc_set(struct drm_device *dev, u32 reg, u32 mask) argument
130 tilcdc_write(dev, reg, tilcdc_read(dev, reg) | mask);
133 static inline void tilcdc_clear(struct drm_device *dev, u32 reg, u32 mask) argument
135 tilcdc_write(dev, reg, tilcdc_read(dev, reg)
[all...]
/drivers/hwmon/
H A Dmcp3021.c64 u16 reg; local
74 reg = be16_to_cpu(buf);
80 reg = (reg >> data->sar_shift) & data->sar_mask;
82 return reg;
101 int reg, in_input; local
103 reg = mcp3021_read16(client);
104 if (reg < 0)
105 return reg;
107 in_input = volts_from_reg(data, reg);
[all...]
/drivers/iio/amplifiers/
H A Dad8366.c24 struct regulator *reg; member in struct:ad8366_state
148 st->reg = devm_regulator_get(&spi->dev, "vcc");
149 if (!IS_ERR(st->reg)) {
150 ret = regulator_enable(st->reg);
174 if (!IS_ERR(st->reg))
175 regulator_disable(st->reg);
184 struct regulator *reg = st->reg; local
188 if (!IS_ERR(reg))
189 regulator_disable(reg);
[all...]
/drivers/iio/imu/inv_mpu6050/
H A Dinv_mpu_ring.c34 result = inv_mpu6050_write_reg(st, st->reg->int_enable, 0);
40 result = inv_mpu6050_write_reg(st, st->reg->fifo_en, 0);
44 result = inv_mpu6050_write_reg(st, st->reg->user_ctrl, 0);
49 result = inv_mpu6050_write_reg(st, st->reg->user_ctrl,
56 result = inv_mpu6050_write_reg(st, st->reg->int_enable,
62 result = inv_mpu6050_write_reg(st, st->reg->user_ctrl,
72 result = inv_mpu6050_write_reg(st, st->reg->fifo_en, d);
80 result = inv_mpu6050_write_reg(st, st->reg->int_enable,
143 st->reg->fifo_count_h,
161 st->reg
[all...]
/drivers/input/touchscreen/
H A Dad7879-spi.c21 #define AD7879_CMD(reg) (AD7879_CMD_MAGIC | ((reg) & 0xF))
22 #define AD7879_WRITECMD(reg) (AD7879_CMD(reg))
23 #define AD7879_READCMD(reg) (AD7879_CMD(reg) | AD7879_CMD_READ)
90 static int ad7879_spi_read(struct device *dev, u8 reg) argument
95 return ad7879_spi_xfer(spi, AD7879_READCMD(reg), 1, &dummy, &ret) ? : ret;
98 static int ad7879_spi_write(struct device *dev, u8 reg, u16 val) argument
103 return ad7879_spi_xfer(spi, AD7879_WRITECMD(reg),
[all...]
/drivers/media/i2c/
H A Dm52790.c82 static int m52790_g_register(struct v4l2_subdev *sd, struct v4l2_dbg_register *reg) argument
86 if (reg->reg != 0)
88 reg->size = 1;
89 reg->val = state->input | state->output;
93 static int m52790_s_register(struct v4l2_subdev *sd, const struct v4l2_dbg_register *reg) argument
97 if (reg->reg != 0)
99 state->input = reg->val & 0x0303;
100 state->output = reg
[all...]
/drivers/media/pci/mantis/
H A Dmantis_core.c219 u32 reg; local
221 reg = mmread(0x28);
225 reg |= 0x04;
226 mmwrite(reg, 0x28);
227 reg &= 0xff - 0x04;
228 mmwrite(reg, 0x28);
230 reg &= 0xff - 0x04;
231 mmwrite(reg, 0x28);
232 reg |= 0x04;
233 mmwrite(reg,
[all...]
/drivers/net/ethernet/ti/
H A Dcpsw-phy-sel.c46 u32 reg; local
50 reg = readl(priv->gmii_sel);
80 reg &= ~mask;
81 reg |= mode;
83 writel(reg, priv->gmii_sel);
89 u32 reg; local
93 reg = readl(priv->gmii_sel);
129 reg &= ~mask;
130 reg |= mode;
132 writel(reg, pri
[all...]
/drivers/net/wireless/orinoco/
H A Dhermes.c109 u16 reg; local
112 reg = hermes_read_regn(hw, CMD);
113 while ((reg & HERMES_CMD_BUSY) && k) {
116 reg = hermes_read_regn(hw, CMD);
118 if (reg & HERMES_CMD_BUSY)
140 u16 status, reg; local
146 reg = hermes_read_regn(hw, EVSTAT);
148 while ((!(reg & HERMES_EV_CMD)) && k) {
151 reg = hermes_read_regn(hw, EVSTAT);
163 if (!(reg
200 u16 reg; local
257 u16 reg; local
320 u16 reg; local
371 u16 reg; local
[all...]
/drivers/net/wireless/prism54/
H A Disl_38xx.c103 * trigger the device by setting the Update bit in the Device Int reg */
112 u32 reg; local
133 reg = readl(device_base + ISL38XX_INT_IDENT_REG);
134 if (reg == 0xabadface) {
142 while (reg = readl(device_base + ISL38XX_CTRL_STAT_REG),
143 (reg & ISL38XX_CTRL_STAT_SLEEPMODE) == 0) {
170 reg = readl(device_base + ISL38XX_CTRL_STAT_REG);
173 current_time.tv_sec, (long)current_time.tv_usec, reg);
180 /* trigger the device by setting the Update bit in the Device Int reg */
214 u32 reg; local
[all...]
/drivers/net/wireless/ti/wlcore/
H A Dio.c86 else if ((addr >= part->reg.start) &&
87 (addr < part->reg.start + part->reg.size))
88 return addr - part->reg.start + part->mem.size;
92 part->reg.size;
96 part->reg.size + part->mem2.size;
129 * + <--+----+... ...+----+--> reg.start
130 * reg.size | | ... | |
133 * ...+----+--> reg.start + reg
[all...]
/drivers/usb/phy/
H A Dphy-am335x-control.c33 u32 reg; local
39 reg = AM335X_PHY0_WK_EN;
42 reg = AM335X_PHY1_WK_EN;
53 val |= reg;
55 val &= ~reg;
65 u32 reg; local
71 reg = AM335X_USB0_CTRL;
74 reg = AM335X_USB1_CTRL;
81 val = readl(usb_ctrl->phy_reg + reg);
89 writel(val, usb_ctrl->phy_reg + reg);
[all...]
/drivers/clk/shmobile/
H A Dclk-rz.c21 void __iomem *reg; member in struct:rz_cpg
49 if (!cpg->reg)
57 val = (clk_readl(cpg->reg + CPG_FRQCR) >> 8) & 3;
59 val = clk_readl(cpg->reg + CPG_FRQCR2) & 3;
85 cpg->reg = of_iomap(np, 0);
/drivers/media/dvb-frontends/
H A Ds5h1409.c66 u8 reg; member in struct:init_tab
313 static int s5h1409_writereg(struct s5h1409_state *state, u8 reg, u16 data) argument
316 u8 buf[] = { reg, data >> 8, data & 0xff };
324 printk(KERN_ERR "%s: error (reg == 0x%02x, val == 0x%04x, "
325 "ret == %i)\n", __func__, reg, data, ret);
330 static u16 s5h1409_readreg(struct s5h1409_state *state, u8 reg) argument
333 u8 b0[] = { reg };
483 u16 reg; local
498 reg = s5h1409_readreg(state, 0xf0);
500 if ((reg >> 1
536 u16 reg; local
568 u16 reg, reg1, reg2; local
606 u16 reg, reg1, reg2; local
761 u16 reg; local
859 u16 reg; local
958 u16 reg; local
[all...]
/drivers/gpio/
H A Dgpio-vr41xx.c335 u16 offset, mask, reg; local
369 reg = giu_read(offset);
371 reg |= mask;
373 reg &= ~mask;
374 giu_write(offset, reg);
383 u16 reg, mask; local
397 reg = giu_read(GIUTERMUPDN);
399 reg |= mask;
401 reg &= ~mask;
402 giu_write(GIUTERMUPDN, reg);
421 u16 reg, mask; local
449 u16 offset, mask, reg; local
[all...]
/drivers/net/wireless/mwifiex/
H A Dsdio.c100 card->reg = data->reg;
320 mwifiex_write_reg_locked(struct sdio_func *func, u32 reg, u8 data) argument
323 sdio_writeb(func, data, reg, &ret);
331 mwifiex_write_reg(struct mwifiex_adapter *adapter, u32 reg, u8 data) argument
337 ret = mwifiex_write_reg_locked(card->func, reg, data);
347 mwifiex_read_reg(struct mwifiex_adapter *adapter, u32 reg, u8 *data) argument
354 val = sdio_readb(card->func, reg, &ret);
454 u8 reg; local
460 if (mwifiex_read_reg(adapter, card->reg
494 u8 reg; local
578 const struct mwifiex_sdio_card_reg *reg = card->reg; local
627 const struct mwifiex_sdio_card_reg *reg = card->reg; local
692 const struct mwifiex_sdio_card_reg *reg = card->reg; local
862 const struct mwifiex_sdio_card_reg *reg = card->reg; local
1315 const struct mwifiex_sdio_card_reg *reg = card->reg; local
1826 const struct mwifiex_sdio_card_reg *reg = card->reg; local
1925 const struct mwifiex_sdio_card_reg *reg = card->reg; local
2018 unsigned int reg, reg_start, reg_end; local
[all...]
/drivers/pinctrl/spear/
H A Dpinctrl-spear300.c43 .reg = MODE_CONFIG_REG,
51 .reg = MODE_CONFIG_REG,
59 .reg = MODE_CONFIG_REG,
67 .reg = MODE_CONFIG_REG,
75 .reg = MODE_CONFIG_REG,
83 .reg = MODE_CONFIG_REG,
91 .reg = MODE_CONFIG_REG,
99 .reg = MODE_CONFIG_REG,
107 .reg = MODE_CONFIG_REG,
115 .reg
[all...]

Completed in 589 milliseconds

<<11121314151617181920>>