Searched refs:CLK_RESET_CCLK_DIVIDER (Results 1 - 3 of 3) sorted by relevance
/arch/arm/mach-tegra/ |
H A D | sleep.S | 38 #define CLK_RESET_CCLK_DIVIDER 0x24 define 158 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
H A D | sleep-tegra20.S | 41 #define CLK_RESET_CCLK_DIVIDER 0x24 define 346 str r1, [r0, #CLK_RESET_CCLK_DIVIDER] 434 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
H A D | sleep-tegra30.S | 56 #define CLK_RESET_CCLK_DIVIDER 0x24 define 333 str r1, [r0, #CLK_RESET_CCLK_DIVIDER] 622 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
Completed in 59 milliseconds