Searched refs:GLIU_MSR_REG (Results 1 - 5 of 5) sorted by relevance

/arch/mips/loongson/common/cs5536/
H A Dcs5536_acc.c25 _rdmsr(GLIU_MSR_REG(GLIU_PAE), &hi, &lo);
30 _wrmsr(GLIU_MSR_REG(GLIU_PAE), hi, lo);
50 _wrmsr(GLIU_MSR_REG(GLIU_IOD_BM1), hi, lo);
77 _rdmsr(GLIU_MSR_REG(GLIU_IOD_BM1), &hi, &lo);
81 _rdmsr(GLIU_MSR_REG(GLIU_PAE), &hi, &lo);
111 _rdmsr(GLIU_MSR_REG(GLIU_IOD_BM1), &hi, &lo);
H A Dcs5536_ide.c25 _rdmsr(GLIU_MSR_REG(GLIU_PAE), &hi, &lo);
30 _wrmsr(GLIU_MSR_REG(GLIU_PAE), hi, lo);
61 _wrmsr(GLIU_MSR_REG(GLIU_IOD_BM2), hi, lo);
114 _rdmsr(GLIU_MSR_REG(GLIU_PAE), &hi, &lo);
H A Dcs5536_ehci.c59 _wrmsr(GLIU_MSR_REG(GLIU_P2D_BM4), hi, lo);
H A Dcs5536_ohci.c59 _wrmsr(GLIU_MSR_REG(GLIU_P2D_BM3), hi, lo);
/arch/mips/include/asm/mach-loongson/cs5536/
H A Dcs5536.h30 #define GLIU_MSR_REG(offset) (CS5536_GLIU_MSR_BASE | (offset)) macro

Completed in 73 milliseconds