Searched refs:MDMA_D2_CONFIG (Results 1 - 7 of 7) sorted by relevance

/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h708 #define MDMA_D2_CONFIG 0xFFC00F08 /*MemDMA2 Stream 0 Destination Configuration register */ macro
H A DcdefBF561.h840 #define bfin_read_MDMA_D2_CONFIG() bfin_read16(MDMA_D2_CONFIG)
841 #define bfin_write_MDMA_D2_CONFIG(val) bfin_write16(MDMA_D2_CONFIG,val)
/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h608 #define MDMA_D2_CONFIG 0xFFC01F08 /* MemDMA1 Stream 0 Destination Configuration Register */ macro
H A DcdefBF538.h1118 #define bfin_read_MDMA_D2_CONFIG() bfin_read16(MDMA_D2_CONFIG)
1119 #define bfin_write_MDMA_D2_CONFIG(val) bfin_write16(MDMA_D2_CONFIG, val)
/arch/blackfin/kernel/
H A Ddebug-mmrs.c1127 #ifdef MDMA_D2_CONFIG
/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h891 #define MDMA_D2_CONFIG 0xffc01f08 /* Memory DMA Stream 2 Destination Configuration Register */ macro
H A DcdefBF54x_base.h1515 #define bfin_read_MDMA_D2_CONFIG() bfin_read16(MDMA_D2_CONFIG)
1516 #define bfin_write_MDMA_D2_CONFIG(val) bfin_write16(MDMA_D2_CONFIG, val)

Completed in 121 milliseconds