Searched refs:SDCI (Results 1 - 6 of 6) sorted by relevance

/arch/blackfin/mach-bf533/include/mach/
H A DdefBF532.h823 #define SDCI 0x00000001 /* SDRAM controller is idle */ macro
/arch/blackfin/mach-bf518/include/mach/
H A DdefBF512.h1028 #define SDCI 0x0001 /* SDRAM Controller Idle */ macro
/arch/blackfin/mach-bf527/include/mach/
H A DdefBF522.h1029 #define SDCI 0x0001 /* SDRAM Controller Idle */ macro
/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h1350 #define SDCI 0x0001 /* SDRAM Controller Idle */ macro
/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h1395 #define SDCI 0x00000001 /* SDRAM controller is idle */ macro
/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h1742 #define SDCI 0x00000001 /* SDRAM controller is idle */ macro

Completed in 69 milliseconds