Search

Sort by

Searched refs:TEGRA_CLK_RESET_BASE (Results 1 - 7 of 7) sorted by relevance

/arch/arm/include/debug/
H A D	tegra.S	`30 #define TEGRA_CLK_RESET_BASE 0x60006000 define 39 #define TEGRA_CLK_RST_DEVICES_L (TEGRA_CLK_RESET_BASE + 0x04) 40 #define TEGRA_CLK_RST_DEVICES_H (TEGRA_CLK_RESET_BASE + 0x08) 41 #define TEGRA_CLK_RST_DEVICES_U (TEGRA_CLK_RESET_BASE + 0x0c) 42 #define TEGRA_CLK_OUT_ENB_L (TEGRA_CLK_RESET_BASE + 0x10) 43 #define TEGRA_CLK_OUT_ENB_H (TEGRA_CLK_RESET_BASE + 0x14) 44 #define TEGRA_CLK_OUT_ENB_U (TEGRA_CLK_RESET_BASE + 0x18)`
/arch/arm/mach-tegra/
H A D	iomap.h	`64 #define TEGRA_CLK_RESET_BASE 0x60006000 macro`
H A D	sleep-tegra30.S	257 mov32 r5, TEGRA_CLK_RESET_BASE 327 mov32 r0, TEGRA_CLK_RESET_BASE 544 .word TEGRA_CLK_RESET_BASE + CLK_RESET_CLK_SOURCE_MSELECT @0x18 545 .word TEGRA_CLK_RESET_BASE + CLK_RESET_SCLK_BURST @0x1c 555 .word TEGRA_CLK_RESET_BASE + CLK_RESET_CLK_SOURCE_MSELECT @0x18 556 .word TEGRA_CLK_RESET_BASE + CLK_RESET_SCLK_BURST @0x1c 571 .word TEGRA_CLK_RESET_BASE + CLK_RESET_CLK_SOURCE_MSELECT @0x18 572 .word TEGRA_CLK_RESET_BASE + CLK_RESET_SCLK_BURST @0x1c 604 * r5 = TEGRA_CLK_RESET_BASE 707 * r5 = TEGRA_CLK_RESET_BASE [all...]
H A D	sleep.S	`153 mov32 r5, TEGRA_CLK_RESET_BASE`
H A D	sleep.h	`26 #define TEGRA_CLK_RESET_VIRT (TEGRA_CLK_RESET_BASE - IO_PPSB_PHYS \`
H A D	sleep-tegra20.S	`340 mov32 r0, TEGRA_CLK_RESET_BASE 533 mov32 r5, TEGRA_CLK_RESET_BASE`
H A D	reset-handler.S	`228 mov32 r7, TEGRA_CLK_RESET_BASE`

Completed in 89 milliseconds