/arch/arm/include/asm/ |
H A D | arch_timer.h | 21 void arch_timer_reg_write_cp15(int access, enum arch_timer_reg reg, u32 val) argument 23 if (access == ARCH_TIMER_PHYS_ACCESS) { 32 } else if (access == ARCH_TIMER_VIRT_ACCESS) { 47 u32 arch_timer_reg_read_cp15(int access, enum arch_timer_reg reg) argument 51 if (access == ARCH_TIMER_PHYS_ACCESS) { 60 } else if (access == ARCH_TIMER_VIRT_ACCESS) {
|
/arch/arm64/include/asm/ |
H A D | arch_timer.h | 35 void arch_timer_reg_write_cp15(int access, enum arch_timer_reg reg, u32 val) argument 37 if (access == ARCH_TIMER_PHYS_ACCESS) { 46 } else if (access == ARCH_TIMER_VIRT_ACCESS) { 61 u32 arch_timer_reg_read_cp15(int access, enum arch_timer_reg reg) argument 65 if (access == ARCH_TIMER_PHYS_ACCESS) { 74 } else if (access == ARCH_TIMER_VIRT_ACCESS) {
|
/arch/tile/mm/ |
H A D | migrate.h | 31 extern int flush_and_install_context(HV_PhysAddr page_table, HV_PTE access,
|
/arch/arm/mach-iop32x/include/mach/ |
H A D | entry-macro.S | 15 mcr p15, 0, \tmp, c15, c1, 0 @ Enable cp6 access 32 mcrne p15, 0, \tmp1, c15, c1, 0 @ Disable cp6 access
|
/arch/x86/kvm/ |
H A D | mmutrace.h | 39 access_str[role.access], \ 202 TP_PROTO(u64 *sptep, gfn_t gfn, unsigned access, unsigned int gen), 203 TP_ARGS(sptep, gfn, access, gen), 208 __field(unsigned, access) 215 __entry->access = access; 219 TP_printk("sptep:%p gfn %llx access %x gen %x", __entry->sptep, 220 __entry->gfn, __entry->access, __entry->gen) 225 TP_PROTO(u64 addr, gfn_t gfn, unsigned access), 226 TP_ARGS(addr, gfn, access), [all...] |
H A D | paging_tmpl.h | 22 * We need the mmu code to access both 32-bit and 64-bit guest ptes, 114 static inline void FNAME(protect_clean_gpte)(unsigned *access, unsigned gpte) argument 125 /* Allow write access to dirty gptes */ 128 *access &= mask; 194 unsigned access; local 196 access = ((gpte & VMX_EPT_WRITABLE_MASK) ? ACC_WRITE_MASK : 0) | 200 access = (gpte & (PT_WRITABLE_MASK | PT_USER_MASK)) | ACC_EXEC_MASK; 201 access &= ~(gpte >> PT64_NX_SHIFT); 204 return access; 270 gva_t addr, u32 access) 268 walk_addr_generic(struct guest_walker *walker, struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, gva_t addr, u32 access) argument 445 walk_addr(struct guest_walker *walker, struct kvm_vcpu *vcpu, gva_t addr, u32 access) argument 453 walk_addr_nested(struct guest_walker *walker, struct kvm_vcpu *vcpu, gva_t addr, u32 access) argument 567 unsigned direct_access, access = gw->pt_access; local 878 gva_to_gpa(struct kvm_vcpu *vcpu, gva_t vaddr, u32 access, struct x86_exception *exception) argument 897 gva_to_gpa_nested(struct kvm_vcpu *vcpu, gva_t vaddr, u32 access, struct x86_exception *exception) argument [all...] |
H A D | x86.h | 86 gva_t gva, gfn_t gfn, unsigned access) 89 vcpu->arch.access = access; 85 vcpu_cache_mmio_info(struct kvm_vcpu *vcpu, gva_t gva, gfn_t gfn, unsigned access) argument
|
/arch/arm/boot/dts/ |
H A D | omap-gpmc-smsc9221.dtsi | 44 gpmc,access-ns = <36>; 45 gpmc,page-burst-access-ns = <0>; 49 gpmc,wr-access-ns = <42>;
|
H A D | omap-gpmc-smsc911x.dtsi | 38 gpmc,access-ns = <144>; 39 gpmc,page-burst-access-ns = <24>;
|
H A D | omap2420-h4.dts | 46 gpmc,access-ns = <150>; 47 gpmc,page-burst-access-ns = <10>;
|
H A D | omap3430-sdp.dts | 78 gpmc,access-ns = <114>; 79 gpmc,page-burst-access-ns = <6>; 83 gpmc,wr-access-ns = <186>; 124 gpmc,access-ns = <54>; 125 gpmc,wr-access-ns = <30>; 169 gpmc,access-ns = <78>;
|
H A D | omap3-igep0030.dts | 75 gpmc,access-ns = <64>; 78 gpmc,wr-access-ns = <40>;
|
H A D | omap3-sb-t35.dtsi | 37 gpmc,access-ns = <144>; 38 gpmc,page-burst-access-ns = <24>;
|
H A D | omap3-n950-n9.dtsi | 145 gpmc,access-ns = <81>; 146 gpmc,page-burst-access-ns = <15>; 152 gpmc,wr-access-ns = <81>;
|
H A D | omap4-duovero-parlor.dts | 159 gpmc,access-ns = <50>; 160 gpmc,page-burst-access-ns = <0>; 164 gpmc,wr-access-ns = <50>;
|
/arch/arm/mach-iop13xx/include/mach/ |
H A D | entry-macro.S | 22 mcr p15, 0, \tmp, c15, c1, 0 @ Enable cp6 access 41 mcrne p15, 0, \tmp1, c15, c1, 0 @ Disable cp6 access
|
/arch/arm/mach-iop33x/include/mach/ |
H A D | entry-macro.S | 15 mcr p15, 0, \tmp, c15, c1, 0 @ Enable cp6 access 33 mcrne p15, 0, \tmp1, c15, c1, 0 @ Disable cp6 access
|
/arch/powerpc/mm/ |
H A D | hugetlbpage-hash64.c | 21 int __hash_page_huge(unsigned long ea, unsigned long access, unsigned long vsid, argument 41 * current values of the pp bits in the HPTE prevent access 49 /* If PTE busy, retry the access */ 53 if (unlikely(access & ~old_pte)) 56 * a write access */ 58 if (access & _PAGE_RW) 116 hash_failure_debug(ea, access, vsid, trap, ssize,
|
H A D | hugepage-hash64.c | 72 int __hash_page_thp(unsigned long ea, unsigned long access, unsigned long vsid, argument 90 /* If PMD busy, retry the access */ 93 /* If PMD is trans splitting retry the access */ 97 if (unlikely(access & ~old_pmd)) 101 * a write access 104 if (access & _PAGE_RW) 220 hash_failure_debug(ea, access, vsid, trap, ssize,
|
H A D | hash_utils_64.c | 920 * _PAGE_USER or _PAGE_USER|_PAGE_RW: no access. 958 void hash_failure_debug(unsigned long ea, unsigned long access, argument 964 pr_info("mm: Hashing failure ! EA=0x%lx access=0x%lx current=%s\n", 965 ea, access, current->comm); 990 * -2 - access not permitted by subpage protection mechanism 992 int hash_page_mm(struct mm_struct *mm, unsigned long ea, unsigned long access, unsigned long trap) argument 1003 DBG_LOW("hash_page(ea=%016lx, access=%lx, trap=%lx\n", 1004 ea, access, trap); 1074 /* Add _PAGE_PRESENT to the required access perm */ 1075 access | 1184 hash_page(unsigned long ea, unsigned long access, unsigned long trap) argument 1195 hash_preload(struct mm_struct *mm, unsigned long ea, unsigned long access, unsigned long trap) argument [all...] |
/arch/powerpc/boot/dts/ |
H A D | iss4xx-mpic.dts | 45 dcr-access-method = "native"; 59 dcr-access-method = "native"; 75 dcr-access-method = "native"; 91 dcr-access-method = "native";
|
/arch/powerpc/platforms/cell/spufs/ |
H A D | fault.c | 112 u64 ea, dsisr, access; local 144 access = (_PAGE_PRESENT | _PAGE_USER); 145 access |= (dsisr & MFC_DSISR_ACCESS_PUT) ? _PAGE_RW : 0UL; 147 ret = hash_page(ea, access, 0x300);
|
/arch/powerpc/include/asm/ |
H A D | mmu-hash64.h | 319 extern int __hash_page_4K(unsigned long ea, unsigned long access, 322 extern int __hash_page_64K(unsigned long ea, unsigned long access, 327 extern int hash_page_mm(struct mm_struct *mm, unsigned long ea, unsigned long access, unsigned long trap); 328 extern int hash_page(unsigned long ea, unsigned long access, unsigned long trap); 329 int __hash_page_huge(unsigned long ea, unsigned long access, unsigned long vsid, 333 extern int __hash_page_thp(unsigned long ea, unsigned long access, 337 static inline int __hash_page_thp(unsigned long ea, unsigned long access, argument 346 extern void hash_failure_debug(unsigned long ea, unsigned long access,
|
/arch/cris/arch-v32/lib/ |
H A D | checksumcopy.S | 30 1: ;; A failing userspace access (the read) will have this as PC. 71 2: ;; A failing userspace access for the read below will have this as PC. 87 3: ;; A failing userspace access for the read below will have this as PC.
|
/arch/s390/kernel/ |
H A D | head31.S | 54 .long 0 # cr8: access registers translation 73 .long 0x80000000,0,0,0 # invalid access-list entries 94 lam 0,15,.Laregs-.LPG3(%r13) # load access regs needed by uaccess
|