Searched refs:prediv (Results 1 - 8 of 8) sorted by relevance

/arch/frv/kernel/
H A Dtime.c73 unsigned short base, pre, prediv; local
77 prediv = 4;
78 base = __res_bus_clock_speed_HZ / pre / HZ / (1 << prediv);
81 __set_TxCKSL_DATA(0, prediv);
/arch/mips/ar7/
H A Dclock.c84 u32 prediv; member in struct:tnetd7200_clock
111 static void approximate(int base, int target, int *prediv, argument
122 *prediv = j;
128 static void calculate(int base, int target, int *prediv, int *postdiv, argument
133 for (*prediv = 1; *prediv <= 32; (*prediv)++) {
134 tmp_base = base / *prediv;
144 if (base / *prediv * *mul / *postdiv != target) {
145 approximate(base, target, prediv, postdi
179 int prediv = ((ctrl & PREDIV_MASK) >> PREDIV_SHIFT) + 1; local
221 int prediv, postdiv, mul; local
274 tnetd7200_set_clock(int base, struct tnetd7200_clock *clock, int prediv, int postdiv, int postdiv2, int mul, u32 frequency) argument
[all...]
/arch/arm/mach-davinci/
H A Dclock.c410 u32 ctrl, mult = 1, prediv = 1, postdiv = 1; local
429 prediv = __raw_readl(pll->base + PREDIV);
430 if (prediv & PLLDIV_EN)
431 prediv = (prediv & pll->div_ratio_mask) + 1;
433 prediv = 1;
438 prediv = 8;
449 rate /= prediv;
458 if (prediv > 1)
459 pr_debug("/ %d ", prediv);
479 davinci_set_pllrate(struct pll_data *pll, unsigned int prediv, unsigned int mult, unsigned int postdiv) argument
[all...]
H A Dclock.h63 * From OMAP-L138 datasheet table 6-4; assuming prediv = 1, sqrt(pllm) = 4
128 int davinci_set_pllrate(struct pll_data *pll, unsigned int prediv,
H A Dda850.c945 unsigned int prediv; member in struct:da850_opp
954 .prediv = 1,
963 .prediv = 1,
972 .prediv = 2,
981 .prediv = 1,
990 .prediv = 1,
999 .prediv = 1,
1125 unsigned int prediv, mult, postdiv; local
1131 prediv = opp->prediv;
[all...]
/arch/c6x/platforms/
H A Dpll.c271 u32 ctrl, mult = 0, prediv = 0, postdiv = 0; local
292 prediv = pll_read(pll, PLLPRE);
293 if (prediv & PLLDIV_EN)
294 prediv = (prediv & PLLDIV_RATIO_MASK) + 1;
296 prediv = 0;
307 if (prediv)
308 rate /= prediv;
317 prediv, mult, postdiv, rate / 1000000);
/arch/arm/boot/dts/
H A Dstih415-clock.dtsi43 clk_s_a0_osc_prediv: clk-s-a0-osc-prediv {
45 compatible = "st,clkgena-prediv-c65",
46 "st,clkgena-prediv";
50 clock-output-names = "clk-s-a0-osc-prediv";
101 clk_s_a1_osc_prediv: clk-s-a1-osc-prediv {
103 compatible = "st,clkgena-prediv-c65",
104 "st,clkgena-prediv";
108 clock-output-names = "clk-s-a1-osc-prediv";
177 clk_m_a0_osc_prediv: clk-m-a0-osc-prediv {
179 compatible = "st,clkgena-prediv
[all...]
H A Dstih416-clock.dtsi44 clk_s_a0_osc_prediv: clk-s-a0-osc-prediv {
46 compatible = "st,clkgena-prediv-c65",
47 "st,clkgena-prediv";
51 clock-output-names = "clk-s-a0-osc-prediv";
102 clk_s_a1_osc_prediv: clk-s-a1-osc-prediv {
104 compatible = "st,clkgena-prediv-c65",
105 "st,clkgena-prediv";
109 clock-output-names = "clk-s-a1-osc-prediv";
179 clk_m_a0_osc_prediv: clk-m-a0-osc-prediv {
181 compatible = "st,clkgena-prediv
[all...]

Completed in 1268 milliseconds