Searched refs:NV04_PFIFO_DMA_TIMESLICE (Results 1 - 5 of 5) sorted by relevance

/drivers/gpu/drm/nouveau/core/engine/fifo/
H A Dnv04.h7 #define NV04_PFIFO_DMA_TIMESLICE 0x00002044 macro
H A Dnv17.c192 nv_wr32(priv, NV04_PFIFO_DMA_TIMESLICE, 0x0101ffff);
H A Dnv40.c57 { 17, 0, 0x3c, 0, NV04_PFIFO_DMA_TIMESLICE },
H A Dnv04.c628 nv_wr32(priv, NV04_PFIFO_DMA_TIMESLICE, 0x0101ffff);
/drivers/gpu/drm/nouveau/
H A Dnouveau_reg.h441 #define NV04_PFIFO_DMA_TIMESLICE 0x00002044 macro

Completed in 39 milliseconds