Searched refs:UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE (Results 1 - 2 of 2) sorted by relevance

/drivers/clk/tegra/
H A Dclk-tegra114.c135 #define UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE BIT(25) macro
1052 reg |= UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE;
H A Dclk-tegra124.c106 #define UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE BIT(25) macro
1079 reg |= UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE;

Completed in 69 milliseconds