Searched refs:phydev (Results 1 - 25 of 106) sorted by relevance

12345

/drivers/net/phy/
H A Dphy.c63 * @phydev: the phy_device struct
65 void phy_print_status(struct phy_device *phydev) argument
67 if (phydev->link) {
68 netdev_info(phydev->attached_dev,
70 phy_speed_to_str(phydev->speed),
71 DUPLEX_FULL == phydev->duplex ? "Full" : "Half",
72 phydev->pause ? "rx/tx" : "off");
74 netdev_info(phydev->attached_dev, "Link is Down\n");
81 * @phydev: the phy_device struct
83 * If the @phydev drive
88 phy_clear_interrupt(struct phy_device *phydev) argument
103 phy_config_interrupt(struct phy_device *phydev, u32 interrupts) argument
121 phy_aneg_done(struct phy_device *phydev) argument
246 phy_sanitize_settings(struct phy_device *phydev) argument
274 phy_ethtool_sset(struct phy_device *phydev, struct ethtool_cmd *cmd) argument
319 phy_ethtool_gset(struct phy_device *phydev, struct ethtool_cmd *cmd) argument
351 phy_mii_ioctl(struct phy_device *phydev, struct ifreq *ifr, int cmd) argument
433 phy_start_aneg(struct phy_device *phydev) argument
472 phy_start_machine(struct phy_device *phydev) argument
485 phy_stop_machine(struct phy_device *phydev) argument
504 phy_error(struct phy_device *phydev) argument
521 struct phy_device *phydev = phy_dat; local
543 phy_enable_interrupts(struct phy_device *phydev) argument
557 phy_disable_interrupts(struct phy_device *phydev) argument
589 phy_start_interrupts(struct phy_device *phydev) argument
608 phy_stop_interrupts(struct phy_device *phydev) argument
640 struct phy_device *phydev = local
684 phy_stop(struct phy_device *phydev) argument
721 phy_start(struct phy_device *phydev) argument
748 struct phy_device *phydev = local
934 phy_mac_interrupt(struct phy_device *phydev, int new_link) argument
970 phy_read_mmd_indirect(struct phy_device *phydev, int prtad, int devad, int addr) argument
1004 phy_write_mmd_indirect(struct phy_device *phydev, int prtad, int devad, int addr, u32 data) argument
1030 phy_init_eee(struct phy_device *phydev, bool clk_stop_enable) argument
1111 phy_get_eee_err(struct phy_device *phydev) argument
1126 phy_ethtool_get_eee(struct phy_device *phydev, struct ethtool_eee *data) argument
1162 phy_ethtool_set_eee(struct phy_device *phydev, struct ethtool_eee *data) argument
1173 phy_ethtool_set_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol) argument
1182 phy_ethtool_get_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol) argument
[all...]
H A Dlxt.c64 static int lxt970_ack_interrupt(struct phy_device *phydev) argument
68 err = phy_read(phydev, MII_BMSR);
73 err = phy_read(phydev, MII_LXT970_ISR);
81 static int lxt970_config_intr(struct phy_device *phydev) argument
85 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
86 err = phy_write(phydev, MII_LXT970_IER, MII_LXT970_IER_IEN);
88 err = phy_write(phydev, MII_LXT970_IER, 0);
93 static int lxt970_config_init(struct phy_device *phydev) argument
97 err = phy_write(phydev, MII_LXT970_CONFIG, 0);
103 static int lxt971_ack_interrupt(struct phy_device *phydev) argument
113 lxt971_config_intr(struct phy_device *phydev) argument
130 lxt973a2_update_link(struct phy_device *phydev) argument
162 lxt973a2_read_status(struct phy_device *phydev) argument
242 lxt973_probe(struct phy_device *phydev) argument
263 lxt973_config_aneg(struct phy_device *phydev) argument
[all...]
H A Dphy_device.c44 void phy_device_free(struct phy_device *phydev) argument
46 put_device(&phydev->dev);
68 * @bus_id: A string which matches phydev->dev.bus_id (or PHY_ANY_ID)
69 * @phy_uid: Used to match against phydev->phy_id (the UID of the PHY)
71 * @phy_uid_mask: Applied to phydev->phy_id and fixup->phy_uid before
112 /* Returns 1 if fixup matches phydev in bus_id and phy_uid.
115 static int phy_needs_fixup(struct phy_device *phydev, struct phy_fixup *fixup) argument
117 if (strcmp(fixup->bus_id, dev_name(&phydev->dev)) != 0)
122 (phydev->phy_id & fixup->phy_uid_mask))
129 /* Runs any matching fixups for this phydev */
130 phy_scan_fixups(struct phy_device *phydev) argument
348 phy_device_register(struct phy_device *phydev) argument
406 phy_prepare_link(struct phy_device *phydev, void (*handler)(struct net_device *)) argument
419 phy_connect_direct(struct net_device *dev, struct phy_device *phydev, void (*handler)(struct net_device *), phy_interface_t interface) argument
457 struct phy_device *phydev; local
484 phy_disconnect(struct phy_device *phydev) argument
515 phy_poll_reset(struct phy_device *phydev) argument
537 phy_init_hw(struct phy_device *phydev) argument
574 phy_attach_direct(struct net_device *dev, struct phy_device *phydev, u32 flags, phy_interface_t interface) argument
647 struct phy_device *phydev; local
673 phy_detach(struct phy_device *phydev) argument
698 phy_suspend(struct phy_device *phydev) argument
714 phy_resume(struct phy_device *phydev) argument
735 genphy_config_advert(struct phy_device *phydev) argument
804 genphy_setup_forced(struct phy_device *phydev) argument
827 genphy_restart_aneg(struct phy_device *phydev) argument
851 genphy_config_aneg(struct phy_device *phydev) argument
892 genphy_aneg_done(struct phy_device *phydev) argument
900 gen10g_config_aneg(struct phy_device *phydev) argument
913 genphy_update_link(struct phy_device *phydev) argument
945 genphy_read_status(struct phy_device *phydev) argument
1038 gen10g_read_status(struct phy_device *phydev) argument
1074 genphy_soft_reset(struct phy_device *phydev) argument
1086 genphy_config_init(struct phy_device *phydev) argument
1129 gen10g_soft_reset(struct phy_device *phydev) argument
1136 gen10g_config_init(struct phy_device *phydev) argument
1145 genphy_suspend(struct phy_device *phydev) argument
1160 gen10g_suspend(struct phy_device *phydev) argument
1165 genphy_resume(struct phy_device *phydev) argument
1180 gen10g_resume(struct phy_device *phydev) argument
1185 of_set_phy_supported(struct phy_device *phydev) argument
1227 struct phy_device *phydev = to_phy_device(dev); local
1267 struct phy_device *phydev = to_phy_device(dev); local
[all...]
H A Dbcm87xx.c25 * broadcom,c45-reg-init property stored in the of_node for the phydev.
37 static int bcm87xx_of_reg_init(struct phy_device *phydev) argument
43 if (!phydev->dev.of_node)
46 paddr = of_get_property(phydev->dev.of_node,
64 val = phy_read(phydev, regnum);
73 ret = phy_write(phydev, regnum, val);
81 static int bcm87xx_of_reg_init(struct phy_device *phydev) argument
87 static int bcm87xx_config_init(struct phy_device *phydev) argument
89 phydev->supported = SUPPORTED_10000baseR_FEC;
90 phydev
99 bcm87xx_config_aneg(struct phy_device *phydev) argument
104 bcm87xx_read_status(struct phy_device *phydev) argument
141 bcm87xx_config_intr(struct phy_device *phydev) argument
159 bcm87xx_did_interrupt(struct phy_device *phydev) argument
173 bcm87xx_ack_interrupt(struct phy_device *phydev) argument
180 bcm8706_match_phy_device(struct phy_device *phydev) argument
185 bcm8727_match_phy_device(struct phy_device *phydev) argument
[all...]
H A Dnational.c59 static u8 ns_exp_read(struct phy_device *phydev, u16 reg) argument
61 phy_write(phydev, NS_EXP_MEM_ADD, reg);
62 return phy_read(phydev, NS_EXP_MEM_DATA);
65 static void ns_exp_write(struct phy_device *phydev, u16 reg, u8 data) argument
67 phy_write(phydev, NS_EXP_MEM_ADD, reg);
68 phy_write(phydev, NS_EXP_MEM_DATA, data);
71 static int ns_config_intr(struct phy_device *phydev) argument
75 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
76 err = phy_write(phydev, DP83865_INT_MASK,
79 err = phy_write(phydev, DP83865_INT_MAS
84 ns_ack_interrupt(struct phy_device *phydev) argument
97 ns_giga_speed_fallback(struct phy_device *phydev, int mode) argument
111 ns_10_base_t_hdx_loopack(struct phy_device *phydev, int disable) argument
123 ns_config_init(struct phy_device *phydev) argument
[all...]
H A Dmarvell.c131 static int marvell_ack_interrupt(struct phy_device *phydev) argument
136 err = phy_read(phydev, MII_M1011_IEVENT);
144 static int marvell_config_intr(struct phy_device *phydev) argument
148 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
149 err = phy_write(phydev, MII_M1011_IMASK, MII_M1011_IMASK_INIT);
151 err = phy_write(phydev, MII_M1011_IMASK, MII_M1011_IMASK_CLEAR);
156 static int marvell_config_aneg(struct phy_device *phydev) argument
163 err = phy_write(phydev, MII_BMCR, BMCR_RESET);
168 err = phy_write(phydev, 0x1d, 0x1f);
172 err = phy_write(phydev,
237 marvell_of_reg_init(struct phy_device *phydev) argument
297 marvell_of_reg_init(struct phy_device *phydev) argument
303 m88e1121_config_aneg(struct phy_device *phydev) argument
357 m88e1318_config_aneg(struct phy_device *phydev) argument
382 m88e1510_config_aneg(struct phy_device *phydev) argument
393 m88e1116r_config_init(struct phy_device *phydev) argument
442 m88e1111_config_init(struct phy_device *phydev) argument
543 m88e1118_config_aneg(struct phy_device *phydev) argument
560 m88e1118_config_init(struct phy_device *phydev) argument
599 m88e1149_config_init(struct phy_device *phydev) argument
625 m88e1145_config_init(struct phy_device *phydev) argument
714 marvell_read_status(struct phy_device *phydev) argument
792 m88e1121_did_interrupt(struct phy_device *phydev) argument
804 m88e1318_get_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol) argument
821 m88e1318_set_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol) argument
[all...]
H A Dat803x.c65 static void at803x_context_save(struct phy_device *phydev, argument
68 context->bmcr = phy_read(phydev, MII_BMCR);
69 context->advertise = phy_read(phydev, MII_ADVERTISE);
70 context->control1000 = phy_read(phydev, MII_CTRL1000);
71 context->int_enable = phy_read(phydev, AT803X_INTR_ENABLE);
72 context->smart_speed = phy_read(phydev, AT803X_SMART_SPEED);
73 context->led_control = phy_read(phydev, AT803X_LED_CONTROL);
77 static void at803x_context_restore(struct phy_device *phydev, argument
80 phy_write(phydev, MII_BMCR, context->bmcr);
81 phy_write(phydev, MII_ADVERTIS
88 at803x_set_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol) argument
139 at803x_get_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol) argument
152 at803x_suspend(struct phy_device *phydev) argument
176 at803x_resume(struct phy_device *phydev) argument
191 at803x_probe(struct phy_device *phydev) argument
211 at803x_config_init(struct phy_device *phydev) argument
233 at803x_ack_interrupt(struct phy_device *phydev) argument
242 at803x_config_intr(struct phy_device *phydev) argument
258 at803x_link_change_notify(struct phy_device *phydev) argument
[all...]
H A Dbcm7xxx.c48 static int bcm7445_config_init(struct phy_device *phydev) argument
71 ret = phy_write(phydev,
81 static void phy_write_exp(struct phy_device *phydev, argument
84 phy_write(phydev, MII_BCM54XX_EXP_SEL, MII_BCM54XX_EXP_SEL_ER | reg);
85 phy_write(phydev, MII_BCM54XX_EXP_DATA, value);
88 static void phy_write_misc(struct phy_device *phydev, argument
93 phy_write(phydev, MII_BCM54XX_AUX_CTL, MII_BCM54XX_AUXCTL_SHDWSEL_MISC);
95 tmp = phy_read(phydev, MII_BCM54XX_AUX_CTL);
97 phy_write(phydev, MII_BCM54XX_AUX_CTL, tmp);
100 phy_write(phydev, MII_BCM54XX_EXP_SE
105 bcm7xxx_28nm_afe_config_init(struct phy_device *phydev) argument
150 bcm7xxx_apd_enable(struct phy_device *phydev) argument
171 bcm7xxx_eee_enable(struct phy_device *phydev) argument
197 bcm7xxx_28nm_config_init(struct phy_device *phydev) argument
225 bcm7xxx_28nm_resume(struct phy_device *phydev) argument
261 bcm7xxx_config_init(struct phy_device *phydev) argument
299 bcm7xxx_suspend(struct phy_device *phydev) argument
326 bcm7xxx_dummy_config_init(struct phy_device *phydev) argument
[all...]
H A Dbroadcom.c22 #define BRCM_PHY_MODEL(phydev) \
23 ((phydev)->drv->phy_id & (phydev)->drv->phy_id_mask)
25 #define BRCM_PHY_REV(phydev) \
26 ((phydev)->drv->phy_id & ~((phydev)->drv->phy_id_mask))
33 static int bcm54xx_exp_read(struct phy_device *phydev, u16 regnum) argument
37 val = phy_write(phydev, MII_BCM54XX_EXP_SEL, regnum);
41 val = phy_read(phydev, MII_BCM54XX_EXP_DATA);
44 phy_write(phydev, MII_BCM54XX_EXP_SE
49 bcm54xx_exp_write(struct phy_device *phydev, u16 regnum, u16 val) argument
65 bcm54xx_auxctl_write(struct phy_device *phydev, u16 regnum, u16 val) argument
71 bcm50610_a0_workaround(struct phy_device *phydev) argument
102 bcm54xx_phydsp_config(struct phy_device *phydev) argument
150 bcm54xx_adjust_rxrefclk(struct phy_device *phydev) argument
210 bcm54xx_config_init(struct phy_device *phydev) argument
247 bcm5482_config_init(struct phy_device *phydev) argument
317 bcm5482_read_status(struct phy_device *phydev) argument
337 bcm54xx_ack_interrupt(struct phy_device *phydev) argument
349 bcm54xx_config_intr(struct phy_device *phydev) argument
366 bcm5481_config_aneg(struct phy_device *phydev) argument
401 brcm_phy_setbits(struct phy_device *phydev, int reg, int set) argument
412 brcm_fet_config_init(struct phy_device *phydev) argument
482 brcm_fet_ack_interrupt(struct phy_device *phydev) argument
494 brcm_fet_config_intr(struct phy_device *phydev) argument
[all...]
H A Dicplus.c48 static int ip175c_config_init(struct phy_device *phydev) argument
56 err = mdiobus_write(phydev->bus, 30, 0, 0x175c);
61 err = mdiobus_read(phydev->bus, 30, 0);
67 err = mdiobus_write(phydev->bus, 29, 31, 0x175c);
72 err = mdiobus_write(phydev->bus, 29, 22, 0x420);
78 err = mdiobus_write(phydev->bus, i,
85 err = mdiobus_read(phydev->bus, i, MII_BMCR);
92 if (phydev->addr != 4) {
93 phydev->state = PHY_RUNNING;
94 phydev
103 ip1xx_reset(struct phy_device *phydev) argument
125 ip1001_config_init(struct phy_device *phydev) argument
168 ip101a_g_config_init(struct phy_device *phydev) argument
188 ip175c_read_status(struct phy_device *phydev) argument
199 ip175c_config_aneg(struct phy_device *phydev) argument
207 ip101a_g_ack_interrupt(struct phy_device *phydev) argument
[all...]
H A Damd-xgbe-phy.c327 struct phy_device *phydev; member in struct:amd_xgbe_phy_priv
354 static int amd_xgbe_an_enable_kr_training(struct phy_device *phydev) argument
358 ret = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL);
363 phy_write_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL, ret);
368 static int amd_xgbe_an_disable_kr_training(struct phy_device *phydev) argument
372 ret = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL);
377 phy_write_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL, ret);
382 static int amd_xgbe_phy_pcs_power_cycle(struct phy_device *phydev) argument
386 ret = phy_read_mmd(phydev, MDIO_MMD_PCS, MDIO_CTRL1);
391 phy_write_mmd(phydev, MDIO_MMD_PC
401 amd_xgbe_phy_serdes_start_ratechange(struct phy_device *phydev) argument
409 amd_xgbe_phy_serdes_complete_ratechange(struct phy_device *phydev) argument
433 amd_xgbe_phy_xgmii_mode(struct phy_device *phydev) argument
481 amd_xgbe_phy_gmii_2500_mode(struct phy_device *phydev) argument
529 amd_xgbe_phy_gmii_mode(struct phy_device *phydev) argument
577 amd_xgbe_phy_cur_mode(struct phy_device *phydev, enum amd_xgbe_phy_mode *mode) argument
594 amd_xgbe_phy_in_kr_mode(struct phy_device *phydev) argument
604 amd_xgbe_phy_switch_mode(struct phy_device *phydev) argument
622 amd_xgbe_phy_set_mode(struct phy_device *phydev, enum amd_xgbe_phy_mode mode) argument
638 amd_xgbe_an_tx_training(struct phy_device *phydev, enum amd_xgbe_phy_rx *state) argument
685 amd_xgbe_an_tx_xnp(struct phy_device *phydev, enum amd_xgbe_phy_rx *state) argument
702 amd_xgbe_an_rx_bpa(struct phy_device *phydev, enum amd_xgbe_phy_rx *state) argument
732 amd_xgbe_an_rx_xnp(struct phy_device *phydev, enum amd_xgbe_phy_rx *state) argument
751 amd_xgbe_an_start(struct phy_device *phydev) argument
838 amd_xgbe_an_event(struct phy_device *phydev) argument
861 amd_xgbe_an_page_received(struct phy_device *phydev) argument
886 amd_xgbe_an_incompat_link(struct phy_device *phydev) argument
902 struct phy_device *phydev = priv->phydev; local
973 amd_xgbe_phy_soft_reset(struct phy_device *phydev) argument
998 amd_xgbe_phy_config_init(struct phy_device *phydev) argument
1025 amd_xgbe_phy_setup_forced(struct phy_device *phydev) argument
1068 amd_xgbe_phy_config_aneg(struct phy_device *phydev) argument
1093 amd_xgbe_phy_aneg_done(struct phy_device *phydev) argument
1105 amd_xgbe_phy_update_link(struct phy_device *phydev) argument
1165 amd_xgbe_phy_read_status(struct phy_device *phydev) argument
1249 amd_xgbe_phy_suspend(struct phy_device *phydev) argument
1270 amd_xgbe_phy_resume(struct phy_device *phydev) argument
1291 amd_xgbe_phy_probe(struct phy_device *phydev) argument
1414 amd_xgbe_phy_remove(struct phy_device *phydev) argument
1443 amd_xgbe_match_phy_device(struct phy_device *phydev) argument
[all...]
H A Dvitesse.c77 static int vsc824x_add_skew(struct phy_device *phydev) argument
82 extcon = phy_read(phydev, MII_VSC8244_EXT_CON1);
93 err = phy_write(phydev, MII_VSC8244_EXT_CON1, extcon);
98 static int vsc824x_config_init(struct phy_device *phydev) argument
102 err = phy_write(phydev, MII_VSC8244_AUX_CONSTAT,
107 if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID)
108 err = vsc824x_add_skew(phydev);
113 static int vsc824x_ack_interrupt(struct phy_device *phydev) argument
121 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
122 err = phy_read(phydev, MII_VSC8244_ISTA
127 vsc82xx_config_intr(struct phy_device *phydev) argument
154 vsc8221_config_init(struct phy_device *phydev) argument
173 vsc82x4_config_autocross_enable(struct phy_device *phydev) argument
205 vsc82x4_config_aneg(struct phy_device *phydev) argument
[all...]
H A Dsmsc.c27 static int smsc_phy_config_intr(struct phy_device *phydev) argument
29 int rc = phy_write (phydev, MII_LAN83C185_IM,
30 ((PHY_INTERRUPT_ENABLED == phydev->interrupts)
37 static int smsc_phy_ack_interrupt(struct phy_device *phydev) argument
39 int rc = phy_read (phydev, MII_LAN83C185_ISF);
44 static int smsc_phy_config_init(struct phy_device *phydev) argument
46 int rc = phy_read(phydev, MII_LAN83C185_CTRL_STATUS);
52 rc = phy_write(phydev, MII_LAN83C185_CTRL_STATUS,
57 return smsc_phy_ack_interrupt(phydev);
60 static int smsc_phy_reset(struct phy_device *phydev) argument
88 lan911x_config_init(struct phy_device *phydev) argument
104 lan87xx_read_status(struct phy_device *phydev) argument
[all...]
H A Dmicrel.c72 static int ksz_config_flags(struct phy_device *phydev) argument
76 if (phydev->dev_flags & (MICREL_PHY_50MHZ_CLK | MICREL_PHY_25MHZ_CLK)) {
77 regval = phy_read(phydev, MII_KSZPHY_CTRL);
78 if (phydev->dev_flags & MICREL_PHY_50MHZ_CLK)
82 return phy_write(phydev, MII_KSZPHY_CTRL, regval);
87 static int kszphy_extended_write(struct phy_device *phydev, argument
90 phy_write(phydev, MII_KSZPHY_EXTREG, KSZPHY_EXTREG_WRITE | regnum);
91 return phy_write(phydev, MII_KSZPHY_EXTREG_WRITE, val);
94 static int kszphy_extended_read(struct phy_device *phydev, argument
97 phy_write(phydev, MII_KSZPHY_EXTRE
101 kszphy_ack_interrupt(struct phy_device *phydev) argument
111 kszphy_set_interrupt(struct phy_device *phydev) argument
119 kszphy_config_intr(struct phy_device *phydev) argument
131 ksz9021_config_intr(struct phy_device *phydev) argument
143 ks8737_config_intr(struct phy_device *phydev) argument
155 kszphy_setup_led(struct phy_device *phydev, unsigned int reg, unsigned int shift) argument
181 kszphy_config_init(struct phy_device *phydev) argument
186 kszphy_config_init_led8041(struct phy_device *phydev) argument
192 ksz8021_config_init(struct phy_device *phydev) argument
208 ks8051_config_init(struct phy_device *phydev) argument
220 ksz9021_load_values_from_of(struct phy_device *phydev, struct device_node *of_node, u16 reg, char *field1, char *field2, char *field3, char *field4) argument
267 ksz9021_config_init(struct phy_device *phydev) argument
303 ksz9031_extended_write(struct phy_device *phydev, u8 mode, u32 dev_addr, u32 regnum, u16 val) argument
312 ksz9031_extended_read(struct phy_device *phydev, u8 mode, u32 dev_addr, u32 regnum) argument
321 ksz9031_of_load_skew_values(struct phy_device *phydev, struct device_node *of_node, u16 reg, size_t field_sz, char *field[], u8 numfields) argument
358 ksz9031_config_init(struct phy_device *phydev) argument
399 ksz8873mll_read_status(struct phy_device *phydev) argument
424 ksz8873mll_config_aneg(struct phy_device *phydev) argument
434 ksz9021_rd_mmd_phyreg(struct phy_device *phydev, int ptrad, int devnum, int regnum) argument
444 ksz9021_wr_mmd_phyreg(struct phy_device *phydev, int ptrad, int devnum, int regnum, u32 val) argument
449 ksz8021_probe(struct phy_device *phydev) argument
[all...]
H A Damd.c32 static int am79c_ack_interrupt(struct phy_device *phydev) argument
36 err = phy_read(phydev, MII_BMSR);
40 err = phy_read(phydev, MII_AM79C_IR);
47 static int am79c_config_init(struct phy_device *phydev) argument
52 static int am79c_config_intr(struct phy_device *phydev) argument
56 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
57 err = phy_write(phydev, MII_AM79C_IR, MII_AM79C_IR_IMASK_INIT);
59 err = phy_write(phydev, MII_AM79C_IR, 0);
H A Dbcm63xx.c23 static int bcm63xx_config_init(struct phy_device *phydev) argument
27 reg = phy_read(phydev, MII_BCM63XX_IR);
33 err = phy_write(phydev, MII_BCM63XX_IR, reg);
42 return phy_write(phydev, MII_BCM63XX_IR, reg);
45 static int bcm63xx_ack_interrupt(struct phy_device *phydev) argument
50 reg = phy_read(phydev, MII_BCM63XX_IR);
57 static int bcm63xx_config_intr(struct phy_device *phydev) argument
61 reg = phy_read(phydev, MII_BCM63XX_IR);
65 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
70 err = phy_write(phydev, MII_BCM63XX_I
[all...]
H A Drealtek.c32 static int rtl821x_ack_interrupt(struct phy_device *phydev) argument
36 err = phy_read(phydev, RTL821x_INSR);
41 static int rtl8211b_config_intr(struct phy_device *phydev) argument
45 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
46 err = phy_write(phydev, RTL821x_INER,
49 err = phy_write(phydev, RTL821x_INER, 0);
54 static int rtl8211e_config_intr(struct phy_device *phydev) argument
58 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
59 err = phy_write(phydev, RTL821x_INER,
62 err = phy_write(phydev, RTL821x_INE
[all...]
H A Dmdio_bus.c197 struct phy_device *phydev)
199 struct device *dev = &phydev->dev;
223 if (addr == phydev->addr) {
231 struct phy_device *phydev)
275 struct phy_device *phydev; local
277 phydev = mdiobus_scan(bus, i);
278 if (IS_ERR(phydev)) {
279 err = PTR_ERR(phydev);
340 struct phy_device *phydev; local
343 phydev
196 of_mdiobus_link_phydev(struct mii_bus *mdio, struct phy_device *phydev) argument
230 of_mdiobus_link_phydev(struct mii_bus *mdio, struct phy_device *phydev) argument
422 struct phy_device *phydev = to_phy_device(dev); local
437 mdio_bus_phy_may_suspend(struct phy_device *phydev) argument
469 struct phy_device *phydev = to_phy_device(dev); local
488 struct phy_device *phydev = to_phy_device(dev); local
507 struct phy_device *phydev = to_phy_device(dev); local
546 struct phy_device *phydev = to_phy_device(dev); local
555 struct phy_device *phydev = to_phy_device(dev); local
570 struct phy_device *phydev = to_phy_device(dev); local
[all...]
H A Det1011c.c52 static int et1011c_config_aneg(struct phy_device *phydev) argument
55 ctl = phy_read(phydev, MII_BMCR);
61 phy_write(phydev, MII_BMCR, ctl | BMCR_RESET);
63 return genphy_config_aneg(phydev);
66 static int et1011c_read_status(struct phy_device *phydev) argument
71 ret = genphy_read_status(phydev);
73 if (speed != phydev->speed) {
74 speed = phydev->speed;
75 val = phy_read(phydev, ET1011C_STATUS_REG);
78 val = phy_read(phydev, ET1011C_CONFIG_RE
[all...]
H A Dste10Xp.c35 static int ste10Xp_config_init(struct phy_device *phydev) argument
40 value = phy_read(phydev, MII_BMCR);
45 err = phy_write(phydev, MII_BMCR, value);
50 value = phy_read(phydev, MII_BMCR);
56 static int ste10Xp_config_intr(struct phy_device *phydev) argument
60 if (phydev->interrupts == PHY_INTERRUPT_ENABLED) {
62 err = phy_write(phydev, MII_XIE, MII_XIE_DEFAULT_MASK);
65 value = phy_read(phydev, MII_XCIIS);
70 err = phy_write(phydev, MII_XIE, 0);
75 static int ste10Xp_ack_interrupt(struct phy_device *phydev) argument
[all...]
H A Ddavicom.c66 static int dm9161_config_intr(struct phy_device *phydev) argument
70 temp = phy_read(phydev, MII_DM9161_INTR);
75 if (PHY_INTERRUPT_ENABLED == phydev->interrupts)
80 temp = phy_write(phydev, MII_DM9161_INTR, temp);
85 static int dm9161_config_aneg(struct phy_device *phydev) argument
90 err = phy_write(phydev, MII_BMCR, BMCR_ISOLATE);
96 err = genphy_config_aneg(phydev);
104 static int dm9161_config_init(struct phy_device *phydev) argument
109 err = phy_write(phydev, MII_BMCR, BMCR_ISOLATE);
114 switch (phydev
140 dm9161_ack_interrupt(struct phy_device *phydev) argument
[all...]
H A Dqsemi.c63 static int qs6612_config_init(struct phy_device *phydev) argument
76 return phy_write(phydev, MII_QS6612_PCR, 0x0dc0);
79 static int qs6612_ack_interrupt(struct phy_device *phydev) argument
83 err = phy_read(phydev, MII_QS6612_ISR);
88 err = phy_read(phydev, MII_BMSR);
93 err = phy_read(phydev, MII_EXPANSION);
101 static int qs6612_config_intr(struct phy_device *phydev) argument
104 if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
105 err = phy_write(phydev, MII_QS6612_IMR,
108 err = phy_write(phydev, MII_QS6612_IM
[all...]
/drivers/staging/octeon/
H A Dethernet-mdio.c58 if (priv->phydev)
59 return phy_ethtool_gset(priv->phydev, cmd);
71 if (priv->phydev)
72 return phy_ethtool_sset(priv->phydev, cmd);
84 if (priv->phydev)
85 return phy_start_aneg(priv->phydev);
113 if (!priv->phydev)
116 return phy_mii_ioctl(priv->phydev, rq, cmd);
151 if (priv->last_link != priv->phydev->link) {
152 priv->last_link = priv->phydev
[all...]
/drivers/net/ethernet/amd/xgbe/
H A Dxgbe-mdio.c162 struct phy_device *phydev = pdata->mii->phy_map[XGBE_PRTAD]; local
198 phydev->c45_ids.devices_in_package);
199 for (i = 0; i < ARRAY_SIZE(phydev->c45_ids.device_ids); i++)
201 phydev->c45_ids.device_ids[i]);
210 struct phy_device *phydev; local
245 phydev = get_phy_device(mii, XGBE_PRTAD, true);
246 if (IS_ERR(phydev) || !phydev ||
247 !phydev->c45_ids.device_ids[MDIO_MMD_PCS]) {
249 ret = phydev
[all...]
/drivers/net/ethernet/broadcom/genet/
H A Dbcmmii.c83 struct phy_device *phydev = priv->phydev; local
87 if (priv->old_link != phydev->link) {
89 priv->old_link = phydev->link;
92 if (phydev->link) {
94 if (priv->old_speed != phydev->speed) {
96 priv->old_speed = phydev->speed;
99 if (priv->old_duplex != phydev->duplex) {
101 priv->old_duplex = phydev->duplex;
104 if (priv->old_pause != phydev
217 struct phy_device *phydev = priv->phydev; local
311 struct phy_device *phydev; local
[all...]

Completed in 351 milliseconds

12345