Searched refs:pll0 (Results 1 - 4 of 4) sorted by relevance

/drivers/bcma/
H A Ddriver_chipcommon_pmu.c84 u32 pll0, mask; local
115 pll0 = bcma_chipco_pll_read(cc, BCMA_CC_PMU15_PLL_PLLCTL0);
116 freq_tgt_current = (pll0 & BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK) >>
137 pll0 &= ~BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK;
138 pll0 |= freq_tgt_target << BCMA_CC_PMU15_PLL_PC0_FREQTGT_SHIFT;
139 bcma_chipco_pll_write(cc, BCMA_CC_PMU15_PLL_PLLCTL0, pll0);
337 * pllreg "pll0" i.e. 12 for main 6 for phy, 0 for misc.
339 static u32 bcma_pmu_pll_clock(struct bcma_drv_cc *cc, u32 pll0, u32 m) argument
344 BUG_ON((pll0 & 3) || (pll0 > BCMA_CC_PMU4716_MAINPLL_PLL
375 bcma_pmu_pll_clock_bcm4706(struct bcma_drv_cc *cc, u32 pll0, u32 m) argument
[all...]
/drivers/gpu/drm/tegra/
H A Dhdmi.c22 u32 pll0; member in struct:tmds_config
166 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) |
181 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) |
199 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) |
213 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) |
227 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) |
245 .pll0 = SOR_PLL_ICHPMP(1) | SOR_PLL_BG_V17_S(3) |
263 .pll0 = SOR_PLL_ICHPMP(1) | SOR_PLL_BG_V17_S(3) |
282 .pll0 = SOR_PLL_ICHPMP(1) | SOR_PLL_BG_V17_S(3) |
301 .pll0
[all...]
/drivers/clk/mxs/
H A Dclk-imx28.c133 static const char *sel_pll0[] __initconst = { "pll0", "ref_xtal", };
136 static const char *ptp_sels[] __initconst = { "ref_xtal", "pll0", };
139 ref_xtal, pll0, pll1, pll2, ref_cpu, ref_emi, ref_io0, ref_io1, enumerator in enum:imx28_clk
174 clks[pll0] = mxs_clk_pll("pll0", "ref_xtal", PLL0CTRL0, 17, 480000000);
177 clks[ref_cpu] = mxs_clk_ref("ref_cpu", "pll0", FRAC0, 0);
178 clks[ref_emi] = mxs_clk_ref("ref_emi", "pll0", FRAC0, 1);
179 clks[ref_io1] = mxs_clk_ref("ref_io1", "pll0", FRAC0, 2);
180 clks[ref_io0] = mxs_clk_ref("ref_io0", "pll0", FRAC0, 3);
181 clks[ref_pix] = mxs_clk_ref("ref_pix", "pll0", FRAC
[all...]
/drivers/clk/qcom/
H A Dgcc-ipq806x.c35 static struct clk_pll pll0 = { variable in typeref:struct:clk_pll
44 .name = "pll0",
56 .parent_names = (const char *[]){ "pll0" },
2163 [PLL0] = &pll0.clkr,

Completed in 151 milliseconds