Searched refs:NULL (Results 1 - 25 of 8702) sorted by relevance

1234567891011>>

/drivers/clk/ti/
H A Dclk-44xx.c35 DT_CLK(NULL, "extalt_clkin_ck", "extalt_clkin_ck"),
36 DT_CLK(NULL, "pad_clks_src_ck", "pad_clks_src_ck"),
37 DT_CLK(NULL, "pad_clks_ck", "pad_clks_ck"),
38 DT_CLK(NULL, "pad_slimbus_core_clks_ck", "pad_slimbus_core_clks_ck"),
39 DT_CLK(NULL, "secure_32k_clk_src_ck", "secure_32k_clk_src_ck"),
40 DT_CLK(NULL, "slimbus_src_clk", "slimbus_src_clk"),
41 DT_CLK(NULL, "slimbus_clk", "slimbus_clk"),
42 DT_CLK(NULL, "sys_32k_ck", "sys_32k_ck"),
43 DT_CLK(NULL, "virt_12000000_ck", "virt_12000000_ck"),
44 DT_CLK(NULL, "virt_13000000_c
[all...]
H A Dclk-33xx.c23 DT_CLK(NULL, "clk_32768_ck", "clk_32768_ck"),
24 DT_CLK(NULL, "clk_rc32k_ck", "clk_rc32k_ck"),
25 DT_CLK(NULL, "virt_19200000_ck", "virt_19200000_ck"),
26 DT_CLK(NULL, "virt_24000000_ck", "virt_24000000_ck"),
27 DT_CLK(NULL, "virt_25000000_ck", "virt_25000000_ck"),
28 DT_CLK(NULL, "virt_26000000_ck", "virt_26000000_ck"),
29 DT_CLK(NULL, "sys_clkin_ck", "sys_clkin_ck"),
30 DT_CLK(NULL, "tclkin_ck", "tclkin_ck"),
31 DT_CLK(NULL, "dpll_core_ck", "dpll_core_ck"),
32 DT_CLK(NULL, "dpll_core_x2_c
[all...]
H A Dclk-43xx.c23 DT_CLK(NULL, "clk_32768_ck", "clk_32768_ck"),
24 DT_CLK(NULL, "clk_rc32k_ck", "clk_rc32k_ck"),
25 DT_CLK(NULL, "virt_19200000_ck", "virt_19200000_ck"),
26 DT_CLK(NULL, "virt_24000000_ck", "virt_24000000_ck"),
27 DT_CLK(NULL, "virt_25000000_ck", "virt_25000000_ck"),
28 DT_CLK(NULL, "virt_26000000_ck", "virt_26000000_ck"),
29 DT_CLK(NULL, "sys_clkin_ck", "sys_clkin_ck"),
30 DT_CLK(NULL, "tclkin_ck", "tclkin_ck"),
31 DT_CLK(NULL, "dpll_core_ck", "dpll_core_ck"),
32 DT_CLK(NULL, "dpll_core_x2_c
[all...]
H A Dclk-7xx.c25 DT_CLK(NULL, "atl_clkin0_ck", "atl_clkin0_ck"),
26 DT_CLK(NULL, "atl_clkin1_ck", "atl_clkin1_ck"),
27 DT_CLK(NULL, "atl_clkin2_ck", "atl_clkin2_ck"),
28 DT_CLK(NULL, "atl_clkin3_ck", "atl_clkin3_ck"),
29 DT_CLK(NULL, "hdmi_clkin_ck", "hdmi_clkin_ck"),
30 DT_CLK(NULL, "mlb_clkin_ck", "mlb_clkin_ck"),
31 DT_CLK(NULL, "mlbp_clkin_ck", "mlbp_clkin_ck"),
32 DT_CLK(NULL, "pciesref_acs_clk_ck", "pciesref_acs_clk_ck"),
33 DT_CLK(NULL, "ref_clkin0_ck", "ref_clkin0_ck"),
34 DT_CLK(NULL, "ref_clkin1_c
[all...]
H A Dclk-3xxx.c24 DT_CLK(NULL, "apb_pclk", "dummy_apb_pclk"),
25 DT_CLK(NULL, "omap_32k_fck", "omap_32k_fck"),
26 DT_CLK(NULL, "virt_12m_ck", "virt_12m_ck"),
27 DT_CLK(NULL, "virt_13m_ck", "virt_13m_ck"),
28 DT_CLK(NULL, "virt_19200000_ck", "virt_19200000_ck"),
29 DT_CLK(NULL, "virt_26000000_ck", "virt_26000000_ck"),
30 DT_CLK(NULL, "virt_38_4m_ck", "virt_38_4m_ck"),
31 DT_CLK(NULL, "osc_sys_ck", "osc_sys_ck"),
33 DT_CLK(NULL, "sys_ck", "sys_ck"),
34 DT_CLK(NULL, "omap_96m_alwon_fc
[all...]
H A Dclk-54xx.c29 DT_CLK(NULL, "pad_clks_src_ck", "pad_clks_src_ck"),
30 DT_CLK(NULL, "pad_clks_ck", "pad_clks_ck"),
31 DT_CLK(NULL, "secure_32k_clk_src_ck", "secure_32k_clk_src_ck"),
32 DT_CLK(NULL, "slimbus_src_clk", "slimbus_src_clk"),
33 DT_CLK(NULL, "slimbus_clk", "slimbus_clk"),
34 DT_CLK(NULL, "sys_32k_ck", "sys_32k_ck"),
35 DT_CLK(NULL, "virt_12000000_ck", "virt_12000000_ck"),
36 DT_CLK(NULL, "virt_13000000_ck", "virt_13000000_ck"),
37 DT_CLK(NULL, "virt_16800000_ck", "virt_16800000_ck"),
38 DT_CLK(NULL, "virt_19200000_c
[all...]
H A Dclk-2xxx.c23 DT_CLK(NULL, "func_32k_ck", "func_32k_ck"),
24 DT_CLK(NULL, "secure_32k_ck", "secure_32k_ck"),
25 DT_CLK(NULL, "virt_12m_ck", "virt_12m_ck"),
26 DT_CLK(NULL, "virt_13m_ck", "virt_13m_ck"),
27 DT_CLK(NULL, "virt_19200000_ck", "virt_19200000_ck"),
28 DT_CLK(NULL, "virt_26m_ck", "virt_26m_ck"),
29 DT_CLK(NULL, "aplls_clkin_ck", "aplls_clkin_ck"),
30 DT_CLK(NULL, "aplls_clkin_x2_ck", "aplls_clkin_x2_ck"),
31 DT_CLK(NULL, "osc_ck", "osc_ck"),
32 DT_CLK(NULL, "sys_c
[all...]
/drivers/clk/
H A Dclk-efm32gg.c39 clk[clk_HFXO] = clk_register_fixed_rate(NULL, "HFXO", NULL,
42 clk[clk_HFPERCLKUSART0] = clk_register_gate(NULL, "HFPERCLK.USART0",
43 "HFXO", 0, base + CMU_HFPERCLKEN0, 0, 0, NULL);
44 clk[clk_HFPERCLKUSART1] = clk_register_gate(NULL, "HFPERCLK.USART1",
45 "HFXO", 0, base + CMU_HFPERCLKEN0, 1, 0, NULL);
46 clk[clk_HFPERCLKUSART2] = clk_register_gate(NULL, "HFPERCLK.USART2",
47 "HFXO", 0, base + CMU_HFPERCLKEN0, 2, 0, NULL);
48 clk[clk_HFPERCLKUART0] = clk_register_gate(NULL, "HFPERCLK.UART0",
49 "HFXO", 0, base + CMU_HFPERCLKEN0, 3, 0, NULL);
[all...]
H A Dclk-bcm2835.c35 clk = clk_register_fixed_rate(NULL, "sys_pclk", NULL, CLK_IS_ROOT,
40 clk = clk_register_fixed_rate(NULL, "apb_pclk", NULL, CLK_IS_ROOT,
45 clk = clk_register_fixed_rate(NULL, "uart0_pclk", NULL, CLK_IS_ROOT,
49 ret = clk_register_clkdev(clk, NULL, "20201000.uart");
53 clk = clk_register_fixed_rate(NULL, "uart1_pclk", NULL, CLK_IS_ROOT,
57 ret = clk_register_clkdev(clk, NULL, "2021500
[all...]
/drivers/isdn/mISDN/
H A Ddsp_tones.c206 {NULL, NULL},
242 {DATA_GA, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NUL
[all...]
/drivers/clk/spear/
H A Dspear6xx_clock.c121 clk = clk_register_fixed_rate(NULL, "osc_32k_clk", NULL, CLK_IS_ROOT,
123 clk_register_clkdev(clk, "osc_32k_clk", NULL);
125 clk = clk_register_fixed_rate(NULL, "osc_30m_clk", NULL, CLK_IS_ROOT,
127 clk_register_clkdev(clk, "osc_30m_clk", NULL);
130 clk = clk_register_gate(NULL, "rtc_spear", "osc_32k_clk", 0,
132 clk_register_clkdev(clk, NULL, "rtc-spear");
135 clk = clk_register_fixed_rate(NULL, "pll3_clk", "osc_24m_clk", 0,
137 clk_register_clkdev(clk, "pll3_clk", NULL);
[all...]
H A Dspear3xx_clock.c145 clk = clk_register_fixed_factor(NULL, "clcd_clk", "ras_pll3_clk", 0,
147 clk_register_clkdev(clk, NULL, "60000000.clcd");
149 clk = clk_register_fixed_factor(NULL, "fsmc_clk", "ras_ahb_clk", 0, 1,
151 clk_register_clkdev(clk, NULL, "94000000.flash");
153 clk = clk_register_fixed_factor(NULL, "sdhci_clk", "ras_ahb_clk", 0, 1,
155 clk_register_clkdev(clk, NULL, "70000000.sdhci");
157 clk = clk_register_fixed_factor(NULL, "gpio1_clk", "ras_apb_clk", 0, 1,
159 clk_register_clkdev(clk, NULL, "a9000000.gpio");
161 clk = clk_register_fixed_factor(NULL, "kbd_clk", "ras_apb_clk", 0, 1,
163 clk_register_clkdev(clk, NULL, "a000000
[all...]
H A Dspear1310_clock.c390 clk = clk_register_fixed_rate(NULL, "osc_32k_clk", NULL, CLK_IS_ROOT,
392 clk_register_clkdev(clk, "osc_32k_clk", NULL);
394 clk = clk_register_fixed_rate(NULL, "osc_24m_clk", NULL, CLK_IS_ROOT,
396 clk_register_clkdev(clk, "osc_24m_clk", NULL);
398 clk = clk_register_fixed_rate(NULL, "osc_25m_clk", NULL, CLK_IS_ROOT,
400 clk_register_clkdev(clk, "osc_25m_clk", NULL);
402 clk = clk_register_fixed_rate(NULL, "gmii_pad_cl
[all...]
/drivers/clk/versatile/
H A Dclk-realview.c56 clk = clk_register_fixed_rate(NULL, "apb_pclk", NULL, CLK_IS_ROOT, 0);
57 clk_register_clkdev(clk, "apb_pclk", NULL);
60 clk = clk_register_fixed_rate(NULL, "clk24mhz", NULL, CLK_IS_ROOT,
62 clk_register_clkdev(clk, NULL, "dev:uart0");
63 clk_register_clkdev(clk, NULL, "dev:uart1");
64 clk_register_clkdev(clk, NULL, "dev:uart2");
65 clk_register_clkdev(clk, NULL, "fpga:kmi0");
66 clk_register_clkdev(clk, NULL, "fpg
[all...]
/drivers/clk/mvebu/
H A Darmada-38x.c136 { "audio", NULL, 0 },
137 { "ge2", NULL, 2 },
138 { "ge1", NULL, 3 },
139 { "ge0", NULL, 4 },
140 { "pex1", NULL, 5 },
141 { "pex2", NULL, 6 },
142 { "pex3", NULL, 7 },
143 { "pex0", NULL, 8 },
144 { "usb3h0", NULL, 9 },
145 { "usb3h1", NULL, 1
[all...]
H A Darmada-xp.c166 { "audio", NULL, 0, 0 },
167 { "ge3", NULL, 1, 0 },
168 { "ge2", NULL, 2, 0 },
169 { "ge1", NULL, 3, 0 },
170 { "ge0", NULL, 4, 0 },
171 { "pex00", NULL, 5, 0 },
172 { "pex01", NULL, 6, 0 },
173 { "pex02", NULL, 7, 0 },
174 { "pex03", NULL, 8, 0 },
175 { "pex10", NULL,
[all...]
H A Darmada-375.c153 { "mu", NULL, 2 },
154 { "pp", NULL, 3 },
155 { "ptp", NULL, 4 },
156 { "pex0", NULL, 5 },
157 { "pex1", NULL, 6 },
158 { "audio", NULL, 8 },
161 { "sata0_core", NULL, 15 },
162 { "usb3", NULL, 16 },
163 { "sdio", NULL, 17 },
164 { "usb", NULL, 1
[all...]
/drivers/acpi/acpica/
H A Drsdumpinfo.c64 {ACPI_RSD_TITLE, ACPI_RSD_TABLE_SIZE(acpi_rs_dump_irq), "IRQ", NULL},
66 "Descriptor Length", NULL},
74 "Interrupt Count", NULL},
76 "Interrupt List", NULL}
80 {ACPI_RSD_TITLE, ACPI_RSD_TABLE_SIZE(acpi_rs_dump_dma), "DMA", NULL},
88 NULL},
90 NULL}
95 "Start-Dependent-Functions", NULL},
97 "Descriptor Length", NULL},
106 "End-Dependent-Functions", NULL}
[all...]
/drivers/clk/mmp/
H A Dclk-mmp2.c87 if (mpmu_base == NULL) {
93 if (apmu_base == NULL) {
99 if (apbc_base == NULL) {
104 clk = clk_register_fixed_rate(NULL, "clk32", NULL, CLK_IS_ROOT, 3200);
105 clk_register_clkdev(clk, "clk32", NULL);
107 vctcxo = clk_register_fixed_rate(NULL, "vctcxo", NULL, CLK_IS_ROOT,
109 clk_register_clkdev(vctcxo, "vctcxo", NULL);
111 clk = clk_register_fixed_rate(NULL, "pll
[all...]
H A Dclk-pxa910.c77 if (mpmu_base == NULL) {
83 if (apmu_base == NULL) {
89 if (apbcp_base == NULL) {
95 if (apbc_base == NULL) {
100 clk = clk_register_fixed_rate(NULL, "clk32", NULL, CLK_IS_ROOT, 3200);
101 clk_register_clkdev(clk, "clk32", NULL);
103 clk = clk_register_fixed_rate(NULL, "vctcxo", NULL, CLK_IS_ROOT,
105 clk_register_clkdev(clk, "vctcxo", NULL);
[all...]
/drivers/staging/lustre/lustre/mgc/
H A Dlproc_mgc.c59 { "uuid", &mgc_uuid_fops, NULL, 0 },
60 { "ping", &mgc_ping_fops, NULL, 0222 },
61 { "connect_flags", &mgc_connect_flags_fops, NULL, 0 },
62 { "mgs_server_uuid", &mgc_server_uuid_fops, NULL, 0 },
63 { "mgs_conn_uuid", &mgc_conn_uuid_fops, NULL, 0 },
64 { "import", &mgc_import_fops, NULL, 0 },
65 { "state", &mgc_state_fops, NULL, 0 },
66 { "ir_state", &mgc_ir_state_fops, NULL, 0 },
67 { NULL }
72 { "num_refs", &mgc_numrefs_fops, NULL,
[all...]
/drivers/staging/speakup/
H A Dvarhandlers.c7 { "version", VERSION, VAR_PROC, NULL, NULL },
8 { "synth_name", SYNTH, VAR_PROC, NULL, NULL },
9 { "keymap", KEYMAP, VAR_PROC, NULL, NULL },
10 { "silent", SILENT, VAR_PROC, NULL, NULL },
11 { "punc_some", PUNC_SOME, VAR_PROC, NULL, NULL },
[all...]
/drivers/staging/rtl8712/
H A Drtl8712_cmd.h153 {GEN_CMD_CODE(_Read_MACREG), NULL}, /*0*/
154 {GEN_CMD_CODE(_Write_MACREG), NULL},
156 {GEN_CMD_CODE(_Write_BBREG), NULL},
158 {GEN_CMD_CODE(_Write_RFREG), NULL}, /*5*/
159 {GEN_CMD_CODE(_Read_EEPROM), NULL},
160 {GEN_CMD_CODE(_Write_EEPROM), NULL},
161 {GEN_CMD_CODE(_Read_EFUSE), NULL},
162 {GEN_CMD_CODE(_Write_EFUSE), NULL},
164 {GEN_CMD_CODE(_Read_CAM), NULL}, /*10*/
165 {GEN_CMD_CODE(_Write_CAM), NULL},
[all...]
H A Drtl8712_event.h67 {0, NULL}, /*0*/
68 {0, NULL},
69 {0, NULL},
70 {0, NULL},
71 {0, NULL},
72 {0, NULL},
73 {0, NULL},
74 {0, NULL},
83 {0, NULL},
84 {0, NULL}, /*1
[all...]
/drivers/staging/lustre/lustre/obdecho/
H A Dlproc_echo.c42 { "uuid", &echo_uuid_fops, NULL, 0 },
43 { NULL }
48 { "num_refs", &echo_numrefs_fops, NULL, 0 },
49 { NULL }

Completed in 274 milliseconds

1234567891011>>