Searched refs:PAR (Results 1 - 11 of 11) sorted by relevance

/drivers/net/usb/
H A Dsr9700.h109 #define PAR 0x10 /* 0x10 ~ 0x15 6 bytes for PAR */ macro
H A Dsr9700.c300 sr_write_async(dev, PAR, 6, netdev->dev_addr);
348 * EEPROM automatically to PAR. In case there is no EEPROM externally,
349 * a default MAC address is stored in PAR for making chip work properly.
351 if (sr_read(dev, PAR, ETH_ALEN, netdev->dev_addr) < 0) {
/drivers/iommu/
H A Dmsm_iommu_hw-8xxx.h140 #define SET_PAR(b, c, v) SET_CTX_REG(PAR, (b), (c), (v))
169 #define GET_PAR(b, c) GET_CTX_REG(PAR, (b), (c))
529 /* PAR */
530 #define SET_FAULT(b, c, v) SET_CONTEXT_FIELD(b, c, PAR, FAULT, v)
532 #define SET_FAULT_TF(b, c, v) SET_CONTEXT_FIELD(b, c, PAR, FAULT_TF, v)
533 #define SET_FAULT_AFF(b, c, v) SET_CONTEXT_FIELD(b, c, PAR, FAULT_AFF, v)
534 #define SET_FAULT_APF(b, c, v) SET_CONTEXT_FIELD(b, c, PAR, FAULT_APF, v)
535 #define SET_FAULT_TLBMF(b, c, v) SET_CONTEXT_FIELD(b, c, PAR, FAULT_TLBMF, v)
537 SET_CONTEXT_FIELD(b, c, PAR, FAULT_HTWDEEF, v)
539 SET_CONTEXT_FIELD(b, c, PAR, FAULT_HTWSEE
843 #define PAR macro
[all...]
/drivers/net/wireless/
H A Dadm8211.c1092 reg = ADM8211_CSR_READ(PAR);
1112 ADM8211_CSR_WRITE(PAR, reg);
1218 tmp = ADM8211_CSR_READ(PAR);
1219 ADM8211_CSR_WRITE(PAR, ADM8211_PAR_SWR);
1221 while ((ADM8211_CSR_READ(PAR) & ADM8211_PAR_SWR) && timeout--)
1227 ADM8211_CSR_WRITE(PAR, tmp);
H A Dadm8211.h15 __le32 PAR; /* 0x00 CSR0 */ member in struct:adm8211_csr
85 /* CSR0 - PAR (PCI Address Register) */
/drivers/scsi/sym53c8xx_2/
H A Dsym_defs.h268 #define PAR 0x01 /* sta: scsi parity error */ macro
H A Dsym_hipd.c1865 OUTW(np, nc_sien , STO|HTH|MA|SGE|UDC|RST|PAR);
2302 * The chip will then interrupt with both PAR and MA
2768 * - SCSI parity error + Phase mismatch (PAR|MA)
2772 * - SCSI parity error + Unexpected disconnect (PAR|UDC)
2775 * - Some combinations of STO, PAR, UDC, ...
2849 * PAR and MA interrupts may occur at the same time,
2897 * A SCSI parity error (PAR) may be combined with a phase
2906 if (sist & PAR) sym_int_par (np, sist);
/drivers/scsi/
H A Dncr53c8xx.h790 #define PAR 0x01 /* sta: scsi parity error */ macro
H A Dncr53c8xx.c5315 OUTW (nc_sien , STO|HTH|MA|SGE|UDC|RST|PAR);
5953 ** We try to deal with PAR and SBMC combined with
5962 if ((sist & PAR) && ncr_int_par (np))
5975 if (!(sist & (SBMC|PAR)) && !(dstat & SSI)) {
/drivers/net/ethernet/via/
H A Dvia-velocity.h978 volatile u8 PAR[6]; /* 0x00 */ member in struct:mac_regs
H A Dvia-velocity.c1377 writeb(netdev->dev_addr[i], regs->PAR + i);
2853 netdev->dev_addr[i] = readb(&regs->PAR[i]);

Completed in 338 milliseconds