Searched refs:base_offset (Results 1 - 13 of 13) sorted by relevance

/drivers/acpi/acpica/
H A Dutbuffer.c61 * base_offset - Beginning buffer offset (display only)
68 void acpi_ut_dump_buffer(u8 *buffer, u32 count, u32 display, u32 base_offset) argument
90 acpi_os_printf("%6.4X: ", (base_offset + i));
216 * base_offset - Beginning buffer offset (display only)
226 u8 *buffer, u32 count, u32 display, u32 base_offset)
249 acpi_ut_file_printf(file, "%6.4X: ", (base_offset + i));
225 acpi_ut_dump_buffer_to_file(ACPI_FILE file, u8 *buffer, u32 count, u32 display, u32 base_offset) argument
H A Dacutils.h362 u32 count, u32 display, u32 base_offset);
/drivers/xen/xen-pciback/
H A Dconf_space.h63 unsigned int base_offset; member in struct:config_field_entry
67 #define OFFSET(cfg_entry) ((cfg_entry)->base_offset+(cfg_entry)->field->offset)
H A Dconf_space.c364 unsigned int base_offset)
379 cfg_entry->base_offset = base_offset;
362 xen_pcibk_config_add_field_offset(struct pci_dev *dev, const struct config_field *field, unsigned int base_offset) argument
H A Dpci_stub.c1297 cfg_entry->base_offset +
/drivers/scsi/aic7xxx/
H A Daic79xx_osm_pci.c279 u_long base_offset; local
290 base_offset = start - base_page;
296 *maddr = ioremap_nocache(base_page, base_offset + 512);
301 *maddr += base_offset;
/drivers/thunderbolt/
H A Dtb_regs.h72 u32 base_offset:8; /* member in struct:tb_cap_link_controller
/drivers/net/ethernet/brocade/bna/
H A Dbnad_ethtool.c941 u32 *base_offset)
975 *base_offset = flash_attr->part[i].part_off;
996 u32 flash_part = 0, base_offset = 0; local
1005 eeprom->offset, &base_offset);
1016 eeprom->offset - base_offset,
1036 u32 flash_part = 0, base_offset = 0; local
1047 eeprom->offset, &base_offset);
1058 eeprom->offset - base_offset,
940 bnad_get_flash_partition_by_offset(struct bnad *bnad, u32 offset, u32 *base_offset) argument
/drivers/gpu/drm/radeon/
H A Dr600_cs.c354 u64 base_offset, base_align; local
379 base_offset = track->cb_color_bo_mc[i] + track->cb_color_bo_offset[i];
422 if (!IS_ALIGNED(base_offset, base_align)) {
424 base_offset, base_align, array_mode);
523 u64 base_offset, base_align; local
574 base_offset = track->db_bo_mc + track->db_offset;
613 if (!IS_ALIGNED(base_offset, base_align)) {
615 base_offset, base_align, array_mode);
1472 u64 base_offset,
1491 base_offset <<
1469 r600_check_texture_resource(struct radeon_cs_parser *p, u32 idx, struct radeon_bo *texture, struct radeon_bo *mipmap, u64 base_offset, u64 mip_offset, u32 tiling_flags) argument
1955 u32 size, offset, base_offset, mip_offset; local
[all...]
/drivers/net/ethernet/seeq/
H A Dether3.h173 unsigned long base_offset; member in struct:ether3_data
H A Dether3.c779 ec->irqaddr = priv(dev)->base + data->base_offset;
782 priv(dev)->seeq = priv(dev)->base + data->base_offset;
862 .base_offset = 0,
867 .base_offset = 0x800,
/drivers/pci/hotplug/
H A Dshpchp.h202 volatile u32 base_offset; member in struct:ctrl_reg
219 BASE_OFFSET = offsetof(struct ctrl_reg, base_offset),
/drivers/staging/dgap/
H A Ddgap.c4366 u32 base_offset; local
4404 base_offset = 0;
4410 while (base_offset <= EXPANSION_ROM_SIZE) {
4424 base_offset + 0x18);
4435 base_offset += image_length;
4437 byte1 = readb(brd->re_map_membase + base_offset);
4438 byte2 = readb(brd->re_map_membase + base_offset + 1);

Completed in 5007 milliseconds