Searched refs:ctx (Results 1 - 25 of 375) sorted by relevance

1234567891011>>

/drivers/gpu/drm/nouveau/core/engine/graph/
H A Dctxnv50.c111 #include "ctx.h"
172 static void nv50_graph_construct_mmio(struct nouveau_grctx *ctx);
173 static void nv50_graph_construct_xfer1(struct nouveau_grctx *ctx);
174 static void nv50_graph_construct_xfer2(struct nouveau_grctx *ctx);
179 nv50_grctx_generate(struct nouveau_grctx *ctx) argument
181 cp_set (ctx, STATE, RUNNING);
182 cp_set (ctx, XFER_SWITCH, ENABLE);
184 cp_bra (ctx, AUTO_SAVE, PENDING, cp_setup_save);
185 cp_bra (ctx, USER_SAVE, PENDING, cp_setup_save);
187 cp_name(ctx, cp_check_loa
271 struct nouveau_grctx ctx = { local
299 nv50_graph_construct_mmio(struct nouveau_grctx *ctx) argument
787 dd_emit(struct nouveau_grctx *ctx, int num, u32 val) argument
796 nv50_graph_construct_mmio_ddata(struct nouveau_grctx *ctx) argument
1159 xf_emit(struct nouveau_grctx *ctx, int num, u32 val) argument
1189 nv50_graph_construct_xfer1(struct nouveau_grctx *ctx) argument
1352 nv50_graph_construct_gene_dispatch(struct nouveau_grctx *ctx) argument
1408 nv50_graph_construct_gene_m2mf(struct nouveau_grctx *ctx) argument
1460 nv50_graph_construct_gene_ccache(struct nouveau_grctx *ctx) argument
1528 nv50_graph_construct_gene_unk10xx(struct nouveau_grctx *ctx) argument
1588 nv50_graph_construct_gene_unk34xx(struct nouveau_grctx *ctx) argument
1613 nv50_graph_construct_gene_unk14xx(struct nouveau_grctx *ctx) argument
1724 nv50_graph_construct_gene_zcull(struct nouveau_grctx *ctx) argument
1785 nv50_graph_construct_gene_clipid(struct nouveau_grctx *ctx) argument
1805 nv50_graph_construct_gene_unk24xx(struct nouveau_grctx *ctx) argument
1888 nv50_graph_construct_gene_vfetch(struct nouveau_grctx *ctx) argument
2074 nv50_graph_construct_gene_eng2d(struct nouveau_grctx *ctx) argument
2136 nv50_graph_construct_gene_csched(struct nouveau_grctx *ctx) argument
2235 nv50_graph_construct_gene_unk1cxx(struct nouveau_grctx *ctx) argument
2331 nv50_graph_construct_gene_strmout(struct nouveau_grctx *ctx) argument
2373 nv50_graph_construct_gene_ropm1(struct nouveau_grctx *ctx) argument
2386 nv50_graph_construct_gene_ropm2(struct nouveau_grctx *ctx) argument
2412 nv50_graph_construct_gene_ropc(struct nouveau_grctx *ctx) argument
2647 nv50_graph_construct_xfer_unk84xx(struct nouveau_grctx *ctx) argument
2739 nv50_graph_construct_xfer_tprop(struct nouveau_grctx *ctx) argument
3039 nv50_graph_construct_xfer_tex(struct nouveau_grctx *ctx) argument
3085 nv50_graph_construct_xfer_unk8cxx(struct nouveau_grctx *ctx) argument
3124 nv50_graph_construct_xfer_tp(struct nouveau_grctx *ctx) argument
3141 nv50_graph_construct_xfer_mpc(struct nouveau_grctx *ctx) argument
3273 nv50_graph_construct_xfer2(struct nouveau_grctx *ctx) argument
[all...]
H A Dctxnv40.c51 * rather than a cp_lsr(ctx, dwords_for_1_vs_unit) instruction.
115 #include "ctx.h"
161 nv40_graph_construct_general(struct nouveau_grctx *ctx) argument
163 struct nouveau_device *device = ctx->device;
166 cp_ctx(ctx, 0x4000a4, 1);
167 gr_def(ctx, 0x4000a4, 0x00000008);
168 cp_ctx(ctx, 0x400144, 58);
169 gr_def(ctx, 0x400144, 0x00000001);
170 cp_ctx(ctx, 0x400314, 1);
171 gr_def(ctx,
267 nv40_graph_construct_state3d(struct nouveau_grctx *ctx) argument
372 nv40_graph_construct_state3d_2(struct nouveau_grctx *ctx) argument
536 nv40_graph_construct_state3d_3(struct nouveau_grctx *ctx) argument
551 nv40_graph_construct_shader(struct nouveau_grctx *ctx) argument
598 nv40_grctx_generate(struct nouveau_grctx *ctx) argument
676 struct nouveau_grctx ctx = { local
[all...]
H A Dctx.h22 cp_out(struct nouveau_grctx *ctx, u32 inst) argument
24 u32 *ctxprog = ctx->data;
26 if (ctx->mode != NOUVEAU_GRCTX_PROG)
29 BUG_ON(ctx->ctxprog_len == ctx->ctxprog_max);
30 ctxprog[ctx->ctxprog_len++] = inst;
34 cp_lsr(struct nouveau_grctx *ctx, u32 val) argument
36 cp_out(ctx, CP_LOAD_SR | val);
40 cp_ctx(struct nouveau_grctx *ctx, u32 reg, u32 length) argument
42 ctx
56 cp_name(struct nouveau_grctx *ctx, int name) argument
76 _cp_bra(struct nouveau_grctx *ctx, u32 mod, int flag, int state, int name) argument
94 _cp_wait(struct nouveau_grctx *ctx, int flag, int state) argument
101 _cp_set(struct nouveau_grctx *ctx, int flag, int state) argument
108 cp_pos(struct nouveau_grctx *ctx, int offset) argument
118 gr_def(struct nouveau_grctx *ctx, u32 reg, u32 val) argument
[all...]
/drivers/misc/cxl/
H A Dcontext.c37 int cxl_context_init(struct cxl_context *ctx, struct cxl_afu *afu, bool master) argument
41 spin_lock_init(&ctx->sste_lock);
42 ctx->afu = afu;
43 ctx->master = master;
44 ctx->pid = NULL; /* Set in start work ioctl */
53 i = cxl_alloc_sst(ctx);
57 INIT_WORK(&ctx->fault_work, cxl_handle_fault);
59 init_waitqueue_head(&ctx->wq);
60 spin_lock_init(&ctx->lock);
62 ctx
103 cxl_context_iomap(struct cxl_context *ctx, struct vm_area_struct *vma) argument
135 __detach_context(struct cxl_context *ctx) argument
158 cxl_context_detach(struct cxl_context *ctx) argument
168 struct cxl_context *ctx; local
181 cxl_context_free(struct cxl_context *ctx) argument
[all...]
H A Dfault.c34 static struct cxl_sste* find_free_sste(struct cxl_context *ctx, argument
38 unsigned int mask = (ctx->sst_size >> 7) - 1; /* SSTP0[SegTableSize] */
47 primary = ctx->sstp + (hash << 3);
59 ret = primary + ctx->sst_lru;
60 ctx->sst_lru = (ctx->sst_lru + 1) & 0x7;
65 static void cxl_load_segment(struct cxl_context *ctx, struct copro_slb *slb) argument
71 spin_lock_irqsave(&ctx->sste_lock, flags);
72 sste = find_free_sste(ctx, slb);
77 sste - ctx
85 cxl_fault_segment(struct cxl_context *ctx, struct mm_struct *mm, u64 ea) argument
98 cxl_ack_ae(struct cxl_context *ctx) argument
113 cxl_handle_segment_miss(struct cxl_context *ctx, struct mm_struct *mm, u64 ea) argument
131 cxl_handle_page_fault(struct cxl_context *ctx, struct mm_struct *mm, u64 dsisr, u64 dar) argument
162 struct cxl_context *ctx = local
207 cxl_prefault_one(struct cxl_context *ctx, u64 ea) argument
241 cxl_prefault_vma(struct cxl_context *ctx) argument
283 cxl_prefault(struct cxl_context *ctx, u64 wed) argument
[all...]
/drivers/media/platform/s5p-mfc/
H A Ds5p_mfc_dec.h20 int s5p_mfc_dec_ctrls_setup(struct s5p_mfc_ctx *ctx);
21 void s5p_mfc_dec_ctrls_delete(struct s5p_mfc_ctx *ctx);
22 void s5p_mfc_dec_init(struct s5p_mfc_ctx *ctx);
H A Ds5p_mfc_enc.h20 int s5p_mfc_enc_ctrls_setup(struct s5p_mfc_ctx *ctx);
21 void s5p_mfc_enc_ctrls_delete(struct s5p_mfc_ctx *ctx);
22 void s5p_mfc_enc_init(struct s5p_mfc_ctx *ctx);
H A Ds5p_mfc_intr.c54 int s5p_mfc_wait_for_done_ctx(struct s5p_mfc_ctx *ctx, argument
60 ret = wait_event_interruptible_timeout(ctx->queue,
61 (ctx->int_cond && (ctx->int_type == command
62 || ctx->int_type == S5P_MFC_R2H_CMD_ERR_RET)),
65 ret = wait_event_timeout(ctx->queue,
66 (ctx->int_cond && (ctx->int_type == command
67 || ctx->int_type == S5P_MFC_R2H_CMD_ERR_RET)),
71 mfc_err("Interrupt (ctx
85 s5p_mfc_clean_ctx_int_flags(struct s5p_mfc_ctx *ctx) argument
[all...]
H A Ds5p_mfc_opr_v5.c37 static int s5p_mfc_alloc_dec_temp_buffers_v5(struct s5p_mfc_ctx *ctx) argument
39 struct s5p_mfc_dev *dev = ctx->dev;
43 ctx->dsc.size = buf_size->dsc;
44 ret = s5p_mfc_alloc_priv_buf(dev->mem_dev_l, &ctx->dsc);
50 BUG_ON(ctx->dsc.dma & ((1 << MFC_BANK1_ALIGN_ORDER) - 1));
51 memset(ctx->dsc.virt, 0, ctx->dsc.size);
58 static void s5p_mfc_release_dec_desc_buffer_v5(struct s5p_mfc_ctx *ctx) argument
60 s5p_mfc_release_priv_buf(ctx->dev->mem_dev_l, &ctx
64 s5p_mfc_alloc_codec_buffers_v5(struct s5p_mfc_ctx *ctx) argument
196 s5p_mfc_release_codec_buffers_v5(struct s5p_mfc_ctx *ctx) argument
203 s5p_mfc_alloc_instance_buffer_v5(struct s5p_mfc_ctx *ctx) argument
245 s5p_mfc_release_instance_buffer_v5(struct s5p_mfc_ctx *ctx) argument
263 s5p_mfc_write_info_v5(struct s5p_mfc_ctx *ctx, unsigned int data, unsigned int ofs) argument
270 s5p_mfc_read_info_v5(struct s5p_mfc_ctx *ctx, unsigned int ofs) argument
277 s5p_mfc_dec_calc_dpb_size_v5(struct s5p_mfc_ctx *ctx) argument
319 s5p_mfc_enc_calc_src_size_v5(struct s5p_mfc_ctx *ctx) argument
348 s5p_mfc_set_dec_desc_buffer(struct s5p_mfc_ctx *ctx) argument
358 s5p_mfc_set_shared_buffer(struct s5p_mfc_ctx *ctx) argument
365 s5p_mfc_set_dec_stream_buffer_v5(struct s5p_mfc_ctx *ctx, int buf_addr, unsigned int start_num_byte, unsigned int buf_size) argument
379 s5p_mfc_set_dec_frame_buffer_v5(struct s5p_mfc_ctx *ctx) argument
511 s5p_mfc_set_enc_stream_buffer_v5(struct s5p_mfc_ctx *ctx, unsigned long addr, unsigned int size) argument
521 s5p_mfc_set_enc_frame_buffer_v5(struct s5p_mfc_ctx *ctx, unsigned long y_addr, unsigned long c_addr) argument
530 s5p_mfc_get_enc_frame_buffer_v5(struct s5p_mfc_ctx *ctx, unsigned long *y_addr, unsigned long *c_addr) argument
542 s5p_mfc_set_enc_ref_buffer_v5(struct s5p_mfc_ctx *ctx) argument
677 s5p_mfc_set_enc_params(struct s5p_mfc_ctx *ctx) argument
760 s5p_mfc_set_enc_params_h264(struct s5p_mfc_ctx *ctx) argument
917 s5p_mfc_set_enc_params_mpeg4(struct s5p_mfc_ctx *ctx) argument
996 s5p_mfc_set_enc_params_h263(struct s5p_mfc_ctx *ctx) argument
1046 s5p_mfc_init_decode_v5(struct s5p_mfc_ctx *ctx) argument
1067 s5p_mfc_set_flush(struct s5p_mfc_ctx *ctx, int flush) argument
1082 s5p_mfc_decode_one_frame_v5(struct s5p_mfc_ctx *ctx, enum s5p_mfc_decode_arg last_frame) argument
1111 s5p_mfc_init_encode_v5(struct s5p_mfc_ctx *ctx) argument
1133 s5p_mfc_encode_one_frame_v5(struct s5p_mfc_ctx *ctx) argument
1175 s5p_mfc_run_res_change(struct s5p_mfc_ctx *ctx) argument
1185 s5p_mfc_run_dec_frame(struct s5p_mfc_ctx *ctx, int last_frame) argument
1225 s5p_mfc_run_enc_frame(struct s5p_mfc_ctx *ctx) argument
1283 s5p_mfc_run_init_dec(struct s5p_mfc_ctx *ctx) argument
1304 s5p_mfc_run_init_enc(struct s5p_mfc_ctx *ctx) argument
1324 s5p_mfc_run_init_dec_buffers(struct s5p_mfc_ctx *ctx) argument
1367 struct s5p_mfc_ctx *ctx; local
1528 s5p_mfc_get_disp_frame_type_v5(struct s5p_mfc_ctx *ctx) argument
1649 s5p_mfc_get_sei_avail_status_v5(struct s5p_mfc_ctx *ctx) argument
1664 s5p_mfc_get_pic_type_top_v5(struct s5p_mfc_ctx *ctx) argument
1669 s5p_mfc_get_pic_type_bot_v5(struct s5p_mfc_ctx *ctx) argument
1674 s5p_mfc_get_crop_info_h_v5(struct s5p_mfc_ctx *ctx) argument
1679 s5p_mfc_get_crop_info_v_v5(struct s5p_mfc_ctx *ctx) argument
[all...]
H A Ds5p_mfc_intr.h20 int s5p_mfc_wait_for_done_ctx(struct s5p_mfc_ctx *ctx,
23 void s5p_mfc_clean_ctx_int_flags(struct s5p_mfc_ctx *ctx);
/drivers/staging/skein/
H A Dskein_api.c30 int skein_ctx_prepare(struct skein_ctx *ctx, enum skein_size size) argument
32 skein_assert_ret(ctx && size, SKEIN_FAIL);
34 memset(ctx , 0, sizeof(struct skein_ctx));
35 ctx->skein_size = size;
40 int skein_init(struct skein_ctx *ctx, size_t hash_bit_len) argument
47 skein_assert_ret(ctx, SKEIN_FAIL);
53 x = ctx->m.s256.x;
54 x_len = ctx->skein_size/8;
59 switch (ctx->skein_size) {
61 ret = skein_256_init_ext(&ctx
84 skein_mac_init(struct skein_ctx *ctx, const u8 *key, size_t key_len, size_t hash_bit_len) argument
128 skein_reset(struct skein_ctx *ctx) argument
147 skein_update(struct skein_ctx *ctx, const u8 *msg, size_t msg_byte_cnt) argument
172 skein_update_bits(struct skein_ctx *ctx, const u8 *msg, size_t msg_bit_cnt) argument
221 skein_final(struct skein_ctx *ctx, u8 *hash) argument
[all...]
H A Dskein.c24 int skein_256_init(struct skein_256_ctx *ctx, size_t hash_bit_len) argument
32 ctx->h.hash_bit_len = hash_bit_len; /* output hash bit count */
36 memcpy(ctx->x, SKEIN_256_IV_256, sizeof(ctx->x));
39 memcpy(ctx->x, SKEIN_256_IV_224, sizeof(ctx->x));
42 memcpy(ctx->x, SKEIN_256_IV_160, sizeof(ctx->x));
45 memcpy(ctx->x, SKEIN_256_IV_128, sizeof(ctx
81 skein_256_init_ext(struct skein_256_ctx *ctx, size_t hash_bit_len, u64 tree_info, const u8 *key, size_t key_bytes) argument
142 skein_256_update(struct skein_256_ctx *ctx, const u8 *msg, size_t msg_byte_cnt) argument
197 skein_256_final(struct skein_256_ctx *ctx, u8 *hash_val) argument
250 skein_512_init(struct skein_512_ctx *ctx, size_t hash_bit_len) argument
311 skein_512_init_ext(struct skein_512_ctx *ctx, size_t hash_bit_len, u64 tree_info, const u8 *key, size_t key_bytes) argument
371 skein_512_update(struct skein_512_ctx *ctx, const u8 *msg, size_t msg_byte_cnt) argument
426 skein_512_final(struct skein_512_ctx *ctx, u8 *hash_val) argument
479 skein_1024_init(struct skein_1024_ctx *ctx, size_t hash_bit_len) argument
534 skein_1024_init_ext(struct skein_1024_ctx *ctx, size_t hash_bit_len, u64 tree_info, const u8 *key, size_t key_bytes) argument
595 skein_1024_update(struct skein_1024_ctx *ctx, const u8 *msg, size_t msg_byte_cnt) argument
650 skein_1024_final(struct skein_1024_ctx *ctx, u8 *hash_val) argument
702 skein_256_final_pad(struct skein_256_ctx *ctx, u8 *hash_val) argument
724 skein_512_final_pad(struct skein_512_ctx *ctx, u8 *hash_val) argument
746 skein_1024_final_pad(struct skein_1024_ctx *ctx, u8 *hash_val) argument
769 skein_256_output(struct skein_256_ctx *ctx, u8 *hash_val) argument
808 skein_512_output(struct skein_512_ctx *ctx, u8 *hash_val) argument
847 skein_1024_output(struct skein_1024_ctx *ctx, u8 *hash_val) argument
[all...]
/drivers/hwmon/
H A Dpwm-fan.c39 struct pwm_fan_ctx *ctx = dev_get_drvdata(dev); local
46 mutex_lock(&ctx->lock);
48 if (ctx->pwm_value == pwm)
52 pwm_disable(ctx->pwm);
56 duty = DIV_ROUND_UP(pwm * (ctx->pwm->period - 1), MAX_PWM);
57 ret = pwm_config(ctx->pwm, duty, ctx->pwm->period);
61 if (ctx->pwm_value == 0) {
62 ret = pwm_enable(ctx->pwm);
68 ctx
79 struct pwm_fan_ctx *ctx = dev_get_drvdata(dev); local
97 struct pwm_fan_ctx *ctx; local
144 struct pwm_fan_ctx *ctx = platform_get_drvdata(pdev); local
154 struct pwm_fan_ctx *ctx = dev_get_drvdata(dev); local
163 struct pwm_fan_ctx *ctx = dev_get_drvdata(dev); local
[all...]
/drivers/gpu/drm/
H A Ddrm_modeset_lock.c35 * of extra utility/tracking out of our acquire-ctx. This is provided
42 * drm_modeset_acquire_init(&ctx)
45 * ret = drm_modeset_lock(lock, &ctx)
47 * drm_modeset_backoff(&ctx);
54 * drm_modeset_drop_locks(&ctx);
55 * drm_modeset_acquire_fini(&ctx);
74 struct drm_modeset_acquire_ctx *ctx; local
77 ctx = kzalloc(sizeof(*ctx),
79 if (!ctx)
144 struct drm_modeset_acquire_ctx *ctx = config->acquire_ctx; local
169 struct drm_modeset_acquire_ctx *ctx; local
230 struct drm_modeset_acquire_ctx *ctx = crtc->acquire_ctx; local
270 drm_modeset_acquire_init(struct drm_modeset_acquire_ctx *ctx, uint32_t flags) argument
283 drm_modeset_acquire_fini(struct drm_modeset_acquire_ctx *ctx) argument
295 drm_modeset_drop_locks(struct drm_modeset_acquire_ctx *ctx) argument
309 modeset_lock(struct drm_modeset_lock *lock, struct drm_modeset_acquire_ctx *ctx, bool interruptible, bool slow) argument
349 modeset_backoff(struct drm_modeset_acquire_ctx *ctx, bool interruptible) argument
372 drm_modeset_backoff(struct drm_modeset_acquire_ctx *ctx) argument
384 drm_modeset_backoff_interruptible(struct drm_modeset_acquire_ctx *ctx) argument
401 drm_modeset_lock(struct drm_modeset_lock *lock, struct drm_modeset_acquire_ctx *ctx) argument
419 drm_modeset_lock_interruptible(struct drm_modeset_lock *lock, struct drm_modeset_acquire_ctx *ctx) argument
444 drm_modeset_lock_all_crtcs(struct drm_device *dev, struct drm_modeset_acquire_ctx *ctx) argument
[all...]
/drivers/mmc/core/
H A Dslot-gpio.c44 struct mmc_gpio *ctx; local
48 ctx = host->slot.handler_priv;
49 if (!ctx) {
55 ctx = devm_kzalloc(&host->class_dev, sizeof(*ctx) + 2 * len,
57 if (ctx) {
58 ctx->ro_label = ctx->cd_label + len;
59 snprintf(ctx->cd_label, len, "%s cd", dev_name(host->parent));
60 snprintf(ctx
72 struct mmc_gpio *ctx = host->slot.handler_priv; local
87 struct mmc_gpio *ctx = host->slot.handler_priv; local
116 struct mmc_gpio *ctx; local
142 struct mmc_gpio *ctx = host->slot.handler_priv; local
196 struct mmc_gpio *ctx; local
237 struct mmc_gpio *ctx = host->slot.handler_priv; local
259 struct mmc_gpio *ctx = host->slot.handler_priv; local
298 struct mmc_gpio *ctx; local
351 struct mmc_gpio *ctx; local
393 struct mmc_gpio *ctx = host->slot.handler_priv; local
[all...]
/drivers/power/reset/
H A Dxgene-reboot.c45 struct xgene_reboot_context *ctx = xgene_restart_ctx; local
49 if (ctx)
50 writel(ctx->mask, ctx->csr);
56 dev_emerg(&ctx->pdev->dev, "Unable to restart system\n");
61 struct xgene_reboot_context *ctx; local
63 ctx = devm_kzalloc(&pdev->dev, sizeof(*ctx), GFP_KERNEL);
64 if (!ctx) {
69 ctx
[all...]
/drivers/gpu/drm/radeon/
H A Datom-bits.h32 #define U8(ptr) get_u8(ctx->ctx->bios, (ptr))
33 #define CU8(ptr) get_u8(ctx->bios, (ptr))
38 #define U16(ptr) get_u16(ctx->ctx->bios, (ptr))
39 #define CU16(ptr) get_u16(ctx->bios, (ptr))
44 #define U32(ptr) get_u32(ctx->ctx->bios, (ptr))
45 #define CU32(ptr) get_u32(ctx->bios, (ptr))
46 #define CSTR(ptr) (((char *)(ctx
[all...]
/drivers/base/regmap/
H A Dregmap-mmio.c92 struct regmap_mmio_context *ctx = context; local
98 if (!IS_ERR(ctx->clk)) {
99 ret = clk_enable(ctx->clk);
107 switch (ctx->val_bytes) {
109 writeb(*(u8 *)val, ctx->regs + offset);
112 writew(*(u16 *)val, ctx->regs + offset);
115 writel(*(u32 *)val, ctx->regs + offset);
119 writeq(*(u64 *)val, ctx->regs + offset);
126 val_size -= ctx->val_bytes;
127 val += ctx
139 struct regmap_mmio_context *ctx = context; local
152 struct regmap_mmio_context *ctx = context; local
199 struct regmap_mmio_context *ctx = context; local
223 struct regmap_mmio_context *ctx; local
314 struct regmap_mmio_context *ctx; local
340 struct regmap_mmio_context *ctx; local
[all...]
/drivers/gpu/drm/exynos/
H A Dexynos_drm_fimd.c200 struct fimd_context *ctx = mgr->ctx; local
202 if (ctx->suspended)
205 atomic_set(&ctx->wait_vsync_event, 1);
211 if (!wait_event_timeout(ctx->wait_vsync_queue,
212 !atomic_read(&ctx->wait_vsync_event),
219 struct fimd_context *ctx = mgr->ctx; local
226 u32 val = readl(ctx->regs + WINCON(win));
231 writel(val, ctx
256 struct fimd_context *ctx = mgr->ctx; local
278 struct fimd_context *ctx = mgr->ctx; local
285 fimd_calc_clkdiv(struct fimd_context *ctx, const struct drm_display_mode *mode) argument
318 struct fimd_context *ctx = mgr->ctx; local
325 struct fimd_context *ctx = mgr->ctx; local
424 struct fimd_context *ctx = mgr->ctx; local
449 struct fimd_context *ctx = mgr->ctx; local
468 struct fimd_context *ctx = mgr->ctx; local
514 fimd_win_set_pixfmt(struct fimd_context *ctx, unsigned int win) argument
584 fimd_win_set_colkey(struct fimd_context *ctx, unsigned int win) argument
603 fimd_shadow_protect_win(struct fimd_context *ctx, int win, bool protect) argument
626 struct fimd_context *ctx = mgr->ctx; local
755 struct fimd_context *ctx = mgr->ctx; local
796 struct fimd_context *ctx = mgr->ctx; local
811 struct fimd_context *ctx = mgr->ctx; local
824 struct fimd_context *ctx = mgr->ctx; local
841 struct fimd_context *ctx = mgr->ctx; local
889 struct fimd_context *ctx = mgr->ctx; local
932 struct fimd_context *ctx = mgr->ctx; local
951 struct fimd_context *ctx = mgr->ctx; local
1002 struct fimd_context *ctx = (struct fimd_context *)dev_id; local
1043 struct fimd_context *ctx = fimd_manager.ctx; local
1059 struct fimd_context *ctx = fimd_manager.ctx; local
1077 struct fimd_context *ctx; local
[all...]
H A Dexynos_drm_dpi.c41 struct exynos_dpi *ctx = connector_to_dpi(connector); local
43 if (ctx->panel && !ctx->panel->connector)
44 drm_panel_attach(ctx->panel, &ctx->connector);
64 struct exynos_dpi *ctx = connector_to_dpi(connector); local
67 if (ctx->vm) {
75 drm_display_mode_from_videomode(ctx->vm, mode);
81 if (ctx->panel)
82 return ctx
90 struct exynos_dpi *ctx = connector_to_dpi(connector); local
103 struct exynos_dpi *ctx = display->ctx; local
126 exynos_dpi_poweron(struct exynos_dpi *ctx) argument
134 exynos_dpi_poweroff(struct exynos_dpi *ctx) argument
144 struct exynos_dpi *ctx = display->ctx; local
261 exynos_dpi_parse_dt(struct exynos_dpi *ctx) argument
299 struct exynos_dpi *ctx; local
341 struct exynos_dpi *ctx = exynos_dpi_display.ctx; local
[all...]
/drivers/crypto/amcc/
H A Dcrypto4xx_alg.c75 struct crypto4xx_ctx *ctx = crypto_tfm_ctx(req->base.tfm); local
77 ctx->direction = DIR_OUTBOUND;
78 ctx->hash_final = 0;
79 ctx->is_hash = 0;
80 ctx->pd_ctl = 0x1;
82 return crypto4xx_build_pd(&req->base, ctx, req->src, req->dst,
84 get_dynamic_sa_iv_size(ctx));
89 struct crypto4xx_ctx *ctx = crypto_tfm_ctx(req->base.tfm); local
91 ctx->direction = DIR_INBOUND;
92 ctx
111 struct crypto4xx_ctx *ctx = crypto_tfm_ctx(tfm); local
187 struct crypto4xx_ctx *ctx = crypto_tfm_ctx(tfm); local
239 struct crypto4xx_ctx *ctx = crypto_tfm_ctx(req->base.tfm); local
256 struct crypto4xx_ctx *ctx = crypto_tfm_ctx(req->base.tfm); local
275 struct crypto4xx_ctx *ctx = crypto_tfm_ctx(req->base.tfm); local
[all...]
/drivers/media/platform/coda/
H A Dcoda-bit.c60 static void coda_command_async(struct coda_ctx *ctx, int cmd) argument
62 struct coda_dev *dev = ctx->dev;
67 coda_write(dev, ctx->bit_stream_param,
69 coda_write(dev, ctx->frm_dis_flg,
70 CODA_REG_BIT_FRM_DIS_FLG(ctx->reg_idx));
71 coda_write(dev, ctx->frame_mem_ctrl,
73 coda_write(dev, ctx->workbuf.paddr, CODA_REG_BIT_WORK_BUF_ADDR);
83 coda_write(dev, ctx->idx, CODA_REG_BIT_RUN_INDEX);
84 coda_write(dev, ctx->params.codec_mode, CODA_REG_BIT_RUN_COD_STD);
85 coda_write(dev, ctx
90 coda_command_sync(struct coda_ctx *ctx, int cmd) argument
98 coda_hw_reset(struct coda_ctx *ctx) argument
134 coda_kfifo_sync_from_device(struct coda_ctx *ctx) argument
147 coda_kfifo_sync_to_device_full(struct coda_ctx *ctx) argument
159 coda_kfifo_sync_to_device_write(struct coda_ctx *ctx) argument
169 coda_bitstream_queue(struct coda_ctx *ctx, struct vb2_buffer *src_buf) argument
189 coda_bitstream_try_queue(struct coda_ctx *ctx, struct vb2_buffer *src_buf) argument
217 coda_fill_bitstream(struct coda_ctx *ctx) argument
247 coda_bit_stream_end_flag(struct coda_ctx *ctx) argument
262 coda_parabuf_write(struct coda_ctx *ctx, int index, u32 value) argument
273 coda_free_framebuffers(struct coda_ctx *ctx) argument
281 coda_alloc_framebuffers(struct coda_ctx *ctx, struct coda_q_data *q_data, u32 fourcc) argument
345 coda_free_context_buffers(struct coda_ctx *ctx) argument
355 coda_alloc_context_buffers(struct coda_ctx *ctx, struct coda_q_data *q_data) argument
422 coda_encode_header(struct coda_ctx *ctx, struct vb2_buffer *buf, int header_code, u8 *header, int *size) argument
475 coda_setup_iram(struct coda_ctx *ctx) argument
685 coda_start_encoding(struct coda_ctx *ctx) argument
1032 coda_prepare_encode(struct coda_ctx *ctx) argument
1186 coda_finish_encode(struct coda_ctx *ctx) argument
1247 struct coda_ctx *ctx = container_of(work, struct coda_ctx, seq_end_work); local
1271 coda_bit_release(struct coda_ctx *ctx) argument
1290 __coda_start_decoding(struct coda_ctx *ctx) argument
1487 coda_start_decoding(struct coda_ctx *ctx) argument
1499 coda_prepare_decode(struct coda_ctx *ctx) argument
1609 coda_finish_decode(struct coda_ctx *ctx) argument
1832 struct coda_ctx *ctx; local
[all...]
/drivers/char/hw_random/
H A Dxgene-rng.c104 struct xgene_rng_dev *ctx = (struct xgene_rng_dev *) arg; local
107 disable_irq(ctx->irq);
108 ctx->failure_cnt = 0;
109 del_timer(&ctx->failure_timer);
110 enable_irq(ctx->irq);
113 static void xgene_rng_start_timer(struct xgene_rng_dev *ctx) argument
115 ctx->failure_timer.data = (unsigned long) ctx;
116 ctx->failure_timer.function = xgene_rng_expired_timer;
117 ctx
124 xgene_rng_init_fro(struct xgene_rng_dev *ctx, u32 fro_val) argument
132 xgene_rng_chk_overflow(struct xgene_rng_dev *ctx) argument
217 struct xgene_rng_dev *ctx = (struct xgene_rng_dev *) id; local
227 struct xgene_rng_dev *ctx = (struct xgene_rng_dev *) rng->priv; local
242 struct xgene_rng_dev *ctx = (struct xgene_rng_dev *) rng->priv; local
254 xgene_rng_init_internal(struct xgene_rng_dev *ctx) argument
291 struct xgene_rng_dev *ctx = (struct xgene_rng_dev *) rng->priv; local
323 struct xgene_rng_dev *ctx; local
392 struct xgene_rng_dev *ctx = platform_get_drvdata(pdev); local
[all...]
/drivers/staging/unisys/visorchipset/
H A Dparser.c49 PARSER_CONTEXT *ctx = NULL; local
70 ctx = kzalloc(allocbytes, GFP_KERNEL|__GFP_NORETRY);
71 if (ctx == NULL) {
80 ctx->allocbytes = allocbytes;
81 ctx->param_bytes = bytes;
82 ctx->curr = NULL;
83 ctx->bytes_remaining = 0;
84 ctx->byte_stream = FALSE;
96 memcpy(ctx->data, p, bytes);
103 if (visor_memregion_read(rgn, 0, ctx
175 parser_simpleString_get(PARSER_CONTEXT *ctx) argument
187 parser_byteStream_get(PARSER_CONTEXT *ctx, ulong *nbytes) argument
197 parser_id_get(PARSER_CONTEXT *ctx) argument
211 parser_param_start(PARSER_CONTEXT *ctx, PARSER_WHICH_STRING which_string) argument
248 parser_done(PARSER_CONTEXT *ctx) argument
291 parser_param_get(PARSER_CONTEXT *ctx, char *nam, int namesize) argument
447 parser_string_get(PARSER_CONTEXT *ctx) argument
[all...]
/drivers/net/wireless/iwlwifi/dvm/
H A Drxon.c38 struct iwl_rxon_context *ctx)
40 memset(&ctx->staging, 0, sizeof(ctx->staging));
42 if (!ctx->vif) {
43 ctx->staging.dev_type = ctx->unused_devtype;
45 switch (ctx->vif->type) {
47 ctx->staging.dev_type = ctx->ap_devtype;
51 ctx
37 iwl_connection_init_rx_config(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
98 iwlagn_disable_bss(struct iwl_priv *priv, struct iwl_rxon_context *ctx, struct iwl_rxon_cmd *send) argument
118 iwlagn_disable_pan(struct iwl_priv *priv, struct iwl_rxon_context *ctx, struct iwl_rxon_cmd *send) argument
155 iwlagn_disconn_pan(struct iwl_priv *priv, struct iwl_rxon_context *ctx, struct iwl_rxon_cmd *send) argument
171 iwlagn_update_qos(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
211 iwlagn_send_rxon_assoc(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
291 iwl_send_rxon_timing(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
359 iwlagn_rxon_disconn(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
406 struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS]; local
459 iwlagn_rxon_connect(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
621 _iwl_set_rxon_ht(struct iwl_priv *priv, struct iwl_ht_config *ht_conf, struct iwl_rxon_context *ctx) argument
705 struct iwl_rxon_context *ctx; local
718 iwl_set_rxon_channel(struct iwl_priv *priv, struct ieee80211_channel *ch, struct iwl_rxon_context *ctx) argument
740 iwl_set_flags_for_band(struct iwl_priv *priv, struct iwl_rxon_context *ctx, enum ieee80211_band band, struct ieee80211_vif *vif) argument
763 iwl_set_rxon_hwcrypto(struct iwl_priv *priv, struct iwl_rxon_context *ctx, int hw_decrypt) argument
776 iwl_check_rxon_cmd(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
856 iwl_full_rxon_required(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
915 struct iwl_rxon_context *ctx = &priv->contexts[ctxid]; local
938 iwl_calc_basic_rates(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
1047 iwlagn_commit_rxon(struct iwl_priv *priv, struct iwl_rxon_context *ctx) argument
1158 iwlagn_config_ht40(struct ieee80211_conf *conf, struct iwl_rxon_context *ctx) argument
1179 struct iwl_rxon_context *ctx; local
1278 iwlagn_check_needed_chains(struct iwl_priv *priv, struct iwl_rxon_context *ctx, struct ieee80211_bss_conf *bss_conf) argument
1413 struct iwl_rxon_context *ctx = iwl_rxon_ctx_from_vif(vif); local
1553 struct iwl_rxon_context *ctx; local
[all...]

Completed in 7656 milliseconds

1234567891011>>