Searched refs:planes (Results 1 - 25 of 36) sorted by relevance

12

/drivers/gpu/drm/rcar-du/
H A Drcar_du_plane.c60 mutex_lock(&rgrp->planes.lock);
62 for (i = 0; i < ARRAY_SIZE(rgrp->planes.planes); ++i) {
63 if (!(rgrp->planes.free & (1 << i)))
66 if (format->planes == 1 ||
67 rgrp->planes.free & (1 << ((i + 1) % 8)))
71 if (i == ARRAY_SIZE(rgrp->planes.planes))
74 rgrp->planes.free &= ~(1 << i);
75 if (format->planes
440 struct rcar_du_planes *planes = &rgrp->planes; local
482 struct rcar_du_planes *planes = &rgrp->planes; local
[all...]
H A Drcar_du_kms.h27 unsigned int planes; member in struct:rcar_du_format_info
H A Drcar_du_group.h22 * struct rcar_du_group - CRTCs and planes group
28 * @planes: planes handled by the group
38 struct rcar_du_planes planes; member in struct:rcar_du_group
H A Drcar_du_kms.c37 .planes = 1,
43 .planes = 1,
49 .planes = 1,
55 .planes = 1,
61 .planes = 1,
67 .planes = 1,
73 .planes = 1,
79 .planes = 2,
85 .planes = 2,
92 .planes
[all...]
H A Drcar_du_crtc.c150 struct rcar_du_plane *planes[RCAR_DU_NUM_HW_PLANES]; local
157 for (i = 0; i < ARRAY_SIZE(rcrtc->group->planes.planes); ++i) {
158 struct rcar_du_plane *plane = &rcrtc->group->planes.planes[i];
164 /* Insert the plane in the sorted planes array. */
166 if (planes[j-1]->zpos <= plane->zpos)
168 planes[j] = planes[j-1];
171 planes[
[all...]
H A Drcar_du_plane.h25 /* The RCAR DU has 8 hardware planes, shared between KMS planes and CRTCs. As
26 * using KMS planes requires at least one of the CRTCs being enabled, no more
27 * than 7 KMS planes can be available. We thus create 7 KMS planes and
28 * 9 software planes (one for each KMS planes and one for each CRTC).
61 struct rcar_du_plane planes[RCAR_DU_NUM_SW_PLANES]; member in struct:rcar_du_planes
/drivers/gpu/drm/omapdrm/
H A Domap_fb.c37 } planes[4]; member in struct:format
90 struct plane planes[4]; member in struct:omap_framebuffer
99 omap_fb->planes[0].bo, handle);
112 struct plane *plane = &omap_fb->planes[i];
151 (x * format->planes[n].stride_bpp) +
152 (y * plane->pitch / format->planes[n].sub_y);
164 struct plane *plane = &omap_fb->planes[0];
241 info->screen_width /= format->planes[0].stride_bpp;
244 plane = &omap_fb->planes[1];
265 struct plane *plane = &omap_fb->planes[
[all...]
H A Domap_drv.c146 * not until we have a way to expose private planes to userspace.
147 * Otherwise there would not be enough video pipes left for drm planes.
222 priv->planes[id] = plane;
250 priv->planes[id] = plane;
267 * Create normal planes for the remaining overlays:
272 BUG_ON(priv->num_planes >= ARRAY_SIZE(priv->planes));
273 priv->planes[priv->num_planes++] = plane;
302 DBG("registered %d planes, %d crtcs, %d encoders and %d connectors\n",
586 drm_object_property_set_value(&priv->planes[i]->base,
/drivers/gpu/drm/tegra/
H A Dfb.c36 return fb->planes[index];
43 if (fb->planes[0]->flags & TEGRA_BO_BOTTOM_UP)
55 *tiling = fb->planes[0]->tiling;
66 struct tegra_bo *bo = fb->planes[i];
73 kfree(fb->planes);
82 return drm_gem_handle_create(file, &fb->planes[0]->gem, handle);
92 struct tegra_bo **planes,
103 fb->planes = kzalloc(num_planes * sizeof(*planes), GFP_KERNEL);
104 if (!fb->planes) {
90 tegra_fb_alloc(struct drm_device *drm, struct drm_mode_fb_cmd2 *mode_cmd, struct tegra_bo **planes, unsigned int num_planes) argument
133 struct tegra_bo *planes[4]; local
[all...]
H A Ddrm.h28 struct tegra_bo **planes; member in struct:tegra_fb
/drivers/video/fbdev/
H A Dsh_mobile_meram.c138 struct sh_mobile_meram_fb_plane planes[2]; member in struct:sh_mobile_meram_fb_cache
213 * LCDC cache planes allocation, init, cleanup and free
273 struct sh_mobile_meram_icb *icb = cache->planes[0].marker;
280 meram_write_icb(priv->base, cache->planes[0].cache->index, target,
282 meram_write_icb(priv->base, cache->planes[0].marker->index, target,
283 base_addr_y + cache->planes[0].marker->cache_unit);
286 meram_write_icb(priv->base, cache->planes[1].cache->index,
288 meram_write_icb(priv->base, cache->planes[1].marker->index,
290 cache->planes[1].marker->cache_unit);
300 struct sh_mobile_meram_icb *icb = cache->planes[
[all...]
/drivers/media/platform/vivid/
H A Dvivid-vid-common.c51 .planes = 1,
59 .planes = 1,
66 .planes = 1,
73 .planes = 1,
79 .planes = 1,
86 .planes = 1,
93 .planes = 1,
100 .planes = 1,
107 .planes = 1,
115 .planes
[all...]
H A Dvivid-vid-out.c39 unsigned planes = dev->fmt_out->planes; local
71 * Check if the number of planes in the specified format match
72 * the number of planes in the current format. You can't mix that.
74 if (mp->num_planes != planes)
77 if (planes == 2) {
86 if (planes == 2) {
97 *nplanes = planes;
104 if (planes == 2)
117 unsigned planes local
[all...]
H A Dvivid-vid-cap.c46 .planes = 1,
52 .planes = 1,
58 .planes = 1,
97 unsigned planes = tpg_g_planes(&dev->tpg); local
129 * Check if the number of planes in the specified format match
130 * the number of planes in the current format. You can't mix that.
132 if (mp->num_planes != planes)
135 for (p = 0; p < planes; p++) {
142 for (p = 0; p < planes; p++)
150 *nplanes = planes;
171 unsigned planes = tpg_g_planes(&dev->tpg); local
[all...]
H A Dvivid-tpg.h126 unsigned planes; member in struct:tpg_data
157 /* Used to store TPG_MAX_PAT_LINES lines, each with up to two planes */
291 return tpg->planes;
H A Dvivid-tpg.c169 tpg->planes = 1;
190 tpg->planes = 2;
269 for (p = 0; p < tpg->planes; p++)
927 for (p = 0; p < tpg->planes; p++) {
940 for (p = 0; p < tpg->planes; p++) {
952 for (p = 0; p < tpg->planes; p++) {
964 for (p = 0; p < tpg->planes; p++) {
1010 for (p = 0; p < tpg->planes; p++) {
/drivers/media/v4l2-core/
H A Dvideobuf2-core.c196 * Allocate memory for all planes in this buffer
208 vb->planes[plane].mem_priv = mem_priv;
216 call_void_memop(vb, put, vb->planes[plane - 1].mem_priv);
217 vb->planes[plane - 1].mem_priv = NULL;
231 call_void_memop(vb, put, vb->planes[plane].mem_priv);
232 vb->planes[plane].mem_priv = NULL;
247 if (vb->planes[plane].mem_priv)
248 call_void_memop(vb, put_userptr, vb->planes[plane].mem_priv);
249 vb->planes[plane].mem_priv = NULL;
279 __vb2_plane_dmabuf_put(vb, &vb->planes[plan
1356 struct v4l2_plane planes[VIDEO_MAX_PLANES]; local
1459 struct v4l2_plane planes[VIDEO_MAX_PLANES]; local
[all...]
H A Dv4l2-compat-ioctl32.c323 compat_caddr_t planes; member in union:v4l2_buffer32::__anon2498
412 kp->m.planes = NULL;
414 * need planes array on DQBUF*/
418 if (get_user(p, &up->m.planes))
430 kp->m.planes = (__force struct v4l2_plane *)uplane;
501 uplane = (__force struct v4l2_plane __user *)kp->m.planes;
502 if (get_user(p, &up->m.planes))
/drivers/gpu/drm/msm/
H A Dmsm_fb.c27 struct drm_gem_object *planes[2]; member in struct:msm_framebuffer
38 msm_fb->planes[0], handle);
51 struct drm_gem_object *bo = msm_fb->planes[i];
85 msm_gem_describe(msm_fb->planes[i], m);
93 return msm_fb->planes[plane];
183 msm_fb->planes[i] = bos[i];
H A Dmsm_drv.h105 struct drm_plane *planes[8]; member in struct:msm_drm_private
/drivers/gpu/drm/msm/mdp/mdp5/
H A Dmdp5_crtc.c29 struct drm_plane *planes[8]; member in struct:mdp5_crtc
83 for (i = 0; i < ARRAY_SIZE(mdp5_crtc->planes); i++) {
84 struct drm_plane *plane = mdp5_crtc->planes[i];
161 for (i = 0; i < ARRAY_SIZE(mdp5_crtc->planes); i++) {
162 struct drm_plane *plane = mdp5_crtc->planes[i];
507 BUG_ON(pipe_id >= ARRAY_SIZE(mdp5_crtc->planes));
509 if (mdp5_crtc->planes[pipe_id] == plane)
512 mdp5_crtc->planes[pipe_id] = plane;
/drivers/media/platform/vsp1/
H A Dvsp1_video.h29 * @planes: number of planes
43 unsigned int planes; member in struct:vsp1_format_info
/drivers/gpu/drm/msm/mdp/mdp4/
H A Dmdp4_crtc.c29 struct drm_plane *planes[8]; member in struct:mdp4_crtc
102 for (i = 0; i < ARRAY_SIZE(mdp4_crtc->planes); i++) {
103 struct drm_plane *plane = mdp4_crtc->planes[i];
263 /* statically (for now) map planes to mixer stage (z-order): */
287 for (i = 0; i < ARRAY_SIZE(mdp4_crtc->planes); i++) {
288 struct drm_plane *plane = mdp4_crtc->planes[i];
725 BUG_ON(pipe_id >= ARRAY_SIZE(mdp4_crtc->planes));
727 if (mdp4_crtc->planes[pipe_id] == plane)
730 mdp4_crtc->planes[pipe_id] = plane;
H A Dmdp4_kms.c234 /* construct non-private planes: */
241 priv->planes[priv->num_planes++] = plane;
249 priv->planes[priv->num_planes++] = plane;
/drivers/media/platform/s5p-tv/
H A Dmixer_video.c273 static void mxr_mplane_fill(struct v4l2_plane_pix_format *planes, argument
279 if (!planes)
282 memset(planes, 0, sizeof(*planes) * fmt->num_subframes);
284 struct v4l2_plane_pix_format *plane = planes
892 struct v4l2_plane_pix_format planes[3]; local
899 mxr_mplane_fill(planes, fmt, layer->geo.src.full_width,
905 sizes[i] = planes[i].sizeimage;

Completed in 9293 milliseconds

12