Searched defs:parent (Results 1 - 25 of 530) sorted by relevance

1234567891011>>

/drivers/acpi/acpica/
H A Dpswalk.c66 union acpi_parse_object *parent = NULL; local
76 if (op != parent) {
93 parent = op->common.parent;
105 op = parent;
H A Dpstree.c176 /* Set the parent in this arg and any args linked after it */
179 arg->common.parent = op;
205 union acpi_parse_object *parent; local
228 /* Look for a sibling of parent */
230 parent = op->common.parent;
232 while (parent) {
233 arg = acpi_ps_get_arg(parent, 0);
240 /* Reached parent of origin, end search */
245 if (parent
[all...]
/drivers/pci/
H A Dhotplug-pci.c9 struct pci_bus *parent = dev->bus; local
10 int pass, busnr, start = parent->busn_res.start;
11 int end = parent->busn_res.end;
14 if (!pci_find_bus(pci_domain_nr(parent), busnr))
23 busnr = pci_scan_bridge(parent, dev, busnr, pass);
H A Dirq.c15 struct pci_dev *parent = to_pci_dev(pdev->dev.parent); local
19 dev_name(&parent->dev), parent->vendor, parent->device);
/drivers/gpu/drm/nouveau/core/engine/perfmon/
H A Dnvf0.c40 nvf0_perfmon_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
47 ret = nouveau_perfmon_create(parent, engine, oclass, &priv);
H A Dnva3.c69 nva3_perfmon_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
73 int ret = nv40_perfmon_ctor(parent, engine, oclass, data, size, object);
/drivers/gpu/drm/nouveau/core/subdev/bar/
H A Dgk20a.c28 gk20a_bar_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
35 ret = nvc0_bar_ctor(parent, engine, oclass, data, size, pobject);
/drivers/uwb/
H A Dumc-dev.c22 * @parent: parent of the new UMC device.
25 * The new UMC device will have a bus ID of the parent with '-n'
28 struct umc_dev *umc_device_create(struct device *parent, int n) argument
34 dev_set_name(&umc->dev, "%s-%d", dev_name(parent), n);
35 umc->dev.parent = parent;
39 umc->dev.dma_mask = parent->dma_mask;
56 err = request_resource(umc->resource.parent, &umc->resource);
/drivers/clk/mvebu/
H A Dcommon.h41 const char *parent; member in struct:clk_gating_soc_desc
/drivers/clk/ux500/
H A Dabx500-clk.c104 struct ab8500 *parent = dev_get_drvdata(pdev->dev.parent); local
107 if (is_ab8500(parent) || is_ab8505(parent)) {
109 } else if (is_ab8540(parent)) {
111 } else if (is_ab9540(parent)) {
/drivers/gpu/drm/nouveau/core/core/
H A Dengine.c30 nouveau_engine_create_(struct nouveau_object *parent, argument
39 ret = nouveau_subdev_create_(parent, engobj, oclass, NV_ENGINE_CLASS,
45 if (parent) {
46 struct nouveau_device *device = nv_device(parent);
/drivers/gpu/drm/nouveau/core/engine/bsp/
H A Dnv84.c60 nv84_bsp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
67 ret = nouveau_xtensa_create(parent, engine, oclass, 0x103000, true,
H A Dnv98.c81 nv98_bsp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
88 ret = nouveau_falcon_create(parent, engine, oclass, 0x084000, true,
H A Dnvc0.c79 nvc0_bsp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
86 ret = nouveau_falcon_create(parent, engine, oclass, 0x084000, true,
H A Dnve0.c79 nve0_bsp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
86 ret = nouveau_falcon_create(parent, engine, oclass, 0x084000, true,
/drivers/gpu/drm/nouveau/core/engine/disp/
H A Dgm107.c57 gm107_disp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
62 int heads = nv_rd32(parent, 0x022448);
65 ret = nouveau_disp_create(parent, engine, oclass, heads,
H A Dnv94.c85 nv94_disp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
92 ret = nouveau_disp_create(parent, engine, oclass, 2, "PDISP",
H A Dnva0.c102 nva0_disp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
109 ret = nouveau_disp_create(parent, engine, oclass, 2, "PDISP",
H A Dnva3.c57 nva3_disp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
64 ret = nouveau_disp_create(parent, engine, oclass, 2, "PDISP",
H A Dnvf0.c57 nvf0_disp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
62 int heads = nv_rd32(parent, 0x022448);
65 ret = nouveau_disp_create(parent, engine, oclass, heads,
/drivers/gpu/drm/nouveau/core/engine/graph/
H A Dnv25.c42 nv25_graph_context_ctor(struct nouveau_object *parent, argument
50 ret = nouveau_graph_context_create(parent, engine, oclass, NULL, 0x3724,
56 chan->chid = nouveau_fifo_chan(parent)->chid;
132 nv25_graph_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
139 ret = nouveau_graph_create(parent, engine, oclass, true, &priv);
H A Dnv2a.c18 nv2a_graph_context_ctor(struct nouveau_object *parent, argument
26 ret = nouveau_graph_context_create(parent, engine, oclass, NULL, 0x36b0,
32 chan->chid = nouveau_fifo_chan(parent)->chid;
99 nv2a_graph_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
106 ret = nouveau_graph_create(parent, engine, oclass, true, &priv);
H A Dnv34.c44 nv34_graph_context_ctor(struct nouveau_object *parent, argument
52 ret = nouveau_graph_context_create(parent, engine, oclass, NULL, 0x46dc,
58 chan->chid = nouveau_fifo_chan(parent)->chid;
133 nv34_graph_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
140 ret = nouveau_graph_create(parent, engine, oclass, true, &priv);
H A Dnv35.c42 nv35_graph_context_ctor(struct nouveau_object *parent, argument
50 ret = nouveau_graph_context_create(parent, engine, oclass, NULL, 0x577c,
56 chan->chid = nouveau_fifo_chan(parent)->chid;
131 nv35_graph_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
138 ret = nouveau_graph_create(parent, engine, oclass, true, &priv);
/drivers/gpu/drm/nouveau/core/engine/mpeg/
H A Dnv84.c74 nv84_mpeg_ctor(struct nouveau_object *parent, struct nouveau_object *engine, argument
81 ret = nouveau_mpeg_create(parent, engine, oclass, &priv);

Completed in 384 milliseconds

1234567891011>>