Searched refs:dma_readl (Results 1 - 6 of 6) sorted by relevance

/drivers/dma/
H A Dpch_dma.c144 #define dma_readl(pd, name) \ macro
200 val = dma_readl(pd, CTL2);
222 val = dma_readl(pd, CTL0);
240 val = dma_readl(pd, CTL3);
273 val = dma_readl(pd, CTL0);
284 val = dma_readl(pd, CTL3);
300 val = dma_readl(pd, STS0);
310 val = dma_readl(pd, STS2);
722 sts0 = dma_readl(pd, STS0);
723 sts2 = dma_readl(p
[all...]
H A Dat_hdmac_regs.h333 #define dma_readl(atdma, name) \ macro
359 dma_readl(atdma, EBCIMR),
360 dma_readl(atdma, CHSR));
416 return !!(dma_readl(atdma, CHSR) & atchan->mask);
H A Dat_hdmac.c319 if (!(dma_readl(atdma, CHSR) & AT_DMA_EMPT(chan_id)))
516 imr = dma_readl(atdma, EBCIMR);
517 status = dma_readl(atdma, EBCISR);
1036 while (dma_readl(atdma, CHSR) & atchan->mask)
1381 while (dma_readl(atdma, CHSR) & atdma->all_chan_mask)
1464 while (dma_readl(atdma, EBCISR))
1650 atdma->save_imr = dma_readl(atdma, EBCIMR);
1688 while (dma_readl(atdma, EBCISR))
H A Dtxx9dmac.c125 #define dma_readl(ddev, name) \ macro
658 mcr = dma_readl(ddev, MCR);
683 dma_readl(ddev, MCR));
/drivers/dma/dw/
H A Dcore.c187 while (dma_readl(dw, CH_EN) & dwc->mask)
223 if (dma_readl(dw, CH_EN) & dwc->mask) {
317 if (dma_readl(dw, CH_EN) & dwc->mask) {
357 status_xfer = dma_readl(dw, RAW.XFER);
591 status_xfer = dma_readl(dw, RAW.XFER);
592 status_err = dma_readl(dw, RAW.ERROR);
616 u32 status = dma_readl(dw, STATUS_INT);
631 status = dma_readl(dw, STATUS_INT);
1110 while (dma_readl(dw, CFG) & DW_CFG_DMA_EN)
1133 if (dma_readl(d
[all...]
H A Dregs.h296 #define dma_readl(dw, name) \ macro

Completed in 1337 milliseconds