clk-tegra30.c revision 1bf409159b90804d5e36e4034abc0641555a292f
1/* 2 * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved. 3 * 4 * This program is free software; you can redistribute it and/or modify it 5 * under the terms and conditions of the GNU General Public License, 6 * version 2, as published by the Free Software Foundation. 7 * 8 * This program is distributed in the hope it will be useful, but WITHOUT 9 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or 10 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for 11 * more details. 12 * 13 * You should have received a copy of the GNU General Public License 14 * along with this program. If not, see <http://www.gnu.org/licenses/>. 15 */ 16 17#include <linux/io.h> 18#include <linux/delay.h> 19#include <linux/clk.h> 20#include <linux/clk-provider.h> 21#include <linux/clkdev.h> 22#include <linux/of.h> 23#include <linux/of_address.h> 24#include <linux/clk/tegra.h> 25#include <linux/tegra-powergate.h> 26#include <dt-bindings/clock/tegra30-car.h> 27#include "clk.h" 28#include "clk-id.h" 29 30#define OSC_CTRL 0x50 31#define OSC_CTRL_OSC_FREQ_MASK (0xF<<28) 32#define OSC_CTRL_OSC_FREQ_13MHZ (0X0<<28) 33#define OSC_CTRL_OSC_FREQ_19_2MHZ (0X4<<28) 34#define OSC_CTRL_OSC_FREQ_12MHZ (0X8<<28) 35#define OSC_CTRL_OSC_FREQ_26MHZ (0XC<<28) 36#define OSC_CTRL_OSC_FREQ_16_8MHZ (0X1<<28) 37#define OSC_CTRL_OSC_FREQ_38_4MHZ (0X5<<28) 38#define OSC_CTRL_OSC_FREQ_48MHZ (0X9<<28) 39#define OSC_CTRL_MASK (0x3f2 | OSC_CTRL_OSC_FREQ_MASK) 40 41#define OSC_CTRL_PLL_REF_DIV_MASK (3<<26) 42#define OSC_CTRL_PLL_REF_DIV_1 (0<<26) 43#define OSC_CTRL_PLL_REF_DIV_2 (1<<26) 44#define OSC_CTRL_PLL_REF_DIV_4 (2<<26) 45 46#define OSC_FREQ_DET 0x58 47#define OSC_FREQ_DET_TRIG BIT(31) 48 49#define OSC_FREQ_DET_STATUS 0x5c 50#define OSC_FREQ_DET_BUSY BIT(31) 51#define OSC_FREQ_DET_CNT_MASK 0xffff 52 53#define CCLKG_BURST_POLICY 0x368 54#define SUPER_CCLKG_DIVIDER 0x36c 55#define CCLKLP_BURST_POLICY 0x370 56#define SUPER_CCLKLP_DIVIDER 0x374 57#define SCLK_BURST_POLICY 0x028 58#define SUPER_SCLK_DIVIDER 0x02c 59 60#define SYSTEM_CLK_RATE 0x030 61 62#define TEGRA30_CLK_PERIPH_BANKS 5 63 64#define PLLC_BASE 0x80 65#define PLLC_MISC 0x8c 66#define PLLM_BASE 0x90 67#define PLLM_MISC 0x9c 68#define PLLP_BASE 0xa0 69#define PLLP_MISC 0xac 70#define PLLX_BASE 0xe0 71#define PLLX_MISC 0xe4 72#define PLLD_BASE 0xd0 73#define PLLD_MISC 0xdc 74#define PLLD2_BASE 0x4b8 75#define PLLD2_MISC 0x4bc 76#define PLLE_BASE 0xe8 77#define PLLE_MISC 0xec 78#define PLLA_BASE 0xb0 79#define PLLA_MISC 0xbc 80#define PLLU_BASE 0xc0 81#define PLLU_MISC 0xcc 82 83#define PLL_MISC_LOCK_ENABLE 18 84#define PLLDU_MISC_LOCK_ENABLE 22 85#define PLLE_MISC_LOCK_ENABLE 9 86 87#define PLL_BASE_LOCK BIT(27) 88#define PLLE_MISC_LOCK BIT(11) 89 90#define PLLE_AUX 0x48c 91#define PLLC_OUT 0x84 92#define PLLM_OUT 0x94 93#define PLLP_OUTA 0xa4 94#define PLLP_OUTB 0xa8 95#define PLLA_OUT 0xb4 96 97#define AUDIO_SYNC_CLK_I2S0 0x4a0 98#define AUDIO_SYNC_CLK_I2S1 0x4a4 99#define AUDIO_SYNC_CLK_I2S2 0x4a8 100#define AUDIO_SYNC_CLK_I2S3 0x4ac 101#define AUDIO_SYNC_CLK_I2S4 0x4b0 102#define AUDIO_SYNC_CLK_SPDIF 0x4b4 103 104#define CLK_SOURCE_SPDIF_OUT 0x108 105#define CLK_SOURCE_D_AUDIO 0x3d0 106#define CLK_SOURCE_DAM0 0x3d8 107#define CLK_SOURCE_DAM1 0x3dc 108#define CLK_SOURCE_DAM2 0x3e0 109#define CLK_SOURCE_3D2 0x3b0 110#define CLK_SOURCE_2D 0x15c 111#define CLK_SOURCE_HDMI 0x18c 112#define CLK_SOURCE_DSIB 0xd0 113#define CLK_SOURCE_SE 0x42c 114#define CLK_SOURCE_EMC 0x19c 115 116#define AUDIO_SYNC_DOUBLER 0x49c 117 118#define UTMIP_PLL_CFG2 0x488 119#define UTMIP_PLL_CFG2_STABLE_COUNT(x) (((x) & 0xffff) << 6) 120#define UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(x) (((x) & 0x3f) << 18) 121#define UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN BIT(0) 122#define UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN BIT(2) 123#define UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN BIT(4) 124 125#define UTMIP_PLL_CFG1 0x484 126#define UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 6) 127#define UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(x) (((x) & 0xfff) << 0) 128#define UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN BIT(14) 129#define UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN BIT(12) 130#define UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN BIT(16) 131 132/* Tegra CPU clock and reset control regs */ 133#define TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX 0x4c 134#define TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET 0x340 135#define TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR 0x344 136#define TEGRA30_CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR 0x34c 137#define TEGRA30_CLK_RST_CONTROLLER_CPU_CMPLX_STATUS 0x470 138 139#define CPU_CLOCK(cpu) (0x1 << (8 + cpu)) 140#define CPU_RESET(cpu) (0x1111ul << (cpu)) 141 142#define CLK_RESET_CCLK_BURST 0x20 143#define CLK_RESET_CCLK_DIVIDER 0x24 144#define CLK_RESET_PLLX_BASE 0xe0 145#define CLK_RESET_PLLX_MISC 0xe4 146 147#define CLK_RESET_SOURCE_CSITE 0x1d4 148 149#define CLK_RESET_CCLK_BURST_POLICY_SHIFT 28 150#define CLK_RESET_CCLK_RUN_POLICY_SHIFT 4 151#define CLK_RESET_CCLK_IDLE_POLICY_SHIFT 0 152#define CLK_RESET_CCLK_IDLE_POLICY 1 153#define CLK_RESET_CCLK_RUN_POLICY 2 154#define CLK_RESET_CCLK_BURST_POLICY_PLLX 8 155 156/* PLLM override registers */ 157#define PMC_PLLM_WB0_OVERRIDE 0x1dc 158 159#ifdef CONFIG_PM_SLEEP 160static struct cpu_clk_suspend_context { 161 u32 pllx_misc; 162 u32 pllx_base; 163 164 u32 cpu_burst; 165 u32 clk_csite_src; 166 u32 cclk_divider; 167} tegra30_cpu_clk_sctx; 168#endif 169 170static void __iomem *clk_base; 171static void __iomem *pmc_base; 172static unsigned long input_freq; 173 174static DEFINE_SPINLOCK(cml_lock); 175static DEFINE_SPINLOCK(pll_d_lock); 176 177#define TEGRA_INIT_DATA_MUX(_name, _parents, _offset, \ 178 _clk_num, _gate_flags, _clk_id) \ 179 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \ 180 30, 2, 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP, \ 181 _clk_num, _gate_flags, _clk_id) 182 183#define TEGRA_INIT_DATA_MUX8(_name, _parents, _offset, \ 184 _clk_num, _gate_flags, _clk_id) \ 185 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \ 186 29, 3, 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP, \ 187 _clk_num, _gate_flags, _clk_id) 188 189#define TEGRA_INIT_DATA_INT(_name, _parents, _offset, \ 190 _clk_num, _gate_flags, _clk_id) \ 191 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \ 192 30, 2, 0, 0, 8, 1, TEGRA_DIVIDER_INT | \ 193 TEGRA_DIVIDER_ROUND_UP, _clk_num, \ 194 _gate_flags, _clk_id) 195 196#define TEGRA_INIT_DATA_NODIV(_name, _parents, _offset, \ 197 _mux_shift, _mux_width, _clk_num, \ 198 _gate_flags, _clk_id) \ 199 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \ 200 _mux_shift, _mux_width, 0, 0, 0, 0, 0,\ 201 _clk_num, _gate_flags, \ 202 _clk_id) 203 204static struct clk **clks; 205 206/* 207 * Structure defining the fields for USB UTMI clocks Parameters. 208 */ 209struct utmi_clk_param { 210 /* Oscillator Frequency in KHz */ 211 u32 osc_frequency; 212 /* UTMIP PLL Enable Delay Count */ 213 u8 enable_delay_count; 214 /* UTMIP PLL Stable count */ 215 u8 stable_count; 216 /* UTMIP PLL Active delay count */ 217 u8 active_delay_count; 218 /* UTMIP PLL Xtal frequency count */ 219 u8 xtal_freq_count; 220}; 221 222static const struct utmi_clk_param utmi_parameters[] = { 223/* OSC_FREQUENCY, ENABLE_DLY, STABLE_CNT, ACTIVE_DLY, XTAL_FREQ_CNT */ 224 {13000000, 0x02, 0x33, 0x05, 0x7F}, 225 {19200000, 0x03, 0x4B, 0x06, 0xBB}, 226 {12000000, 0x02, 0x2F, 0x04, 0x76}, 227 {26000000, 0x04, 0x66, 0x09, 0xFE}, 228 {16800000, 0x03, 0x41, 0x0A, 0xA4}, 229}; 230 231static struct tegra_clk_pll_freq_table pll_c_freq_table[] = { 232 { 12000000, 1040000000, 520, 6, 0, 8}, 233 { 13000000, 1040000000, 480, 6, 0, 8}, 234 { 16800000, 1040000000, 495, 8, 0, 8}, /* actual: 1039.5 MHz */ 235 { 19200000, 1040000000, 325, 6, 0, 6}, 236 { 26000000, 1040000000, 520, 13, 0, 8}, 237 238 { 12000000, 832000000, 416, 6, 0, 8}, 239 { 13000000, 832000000, 832, 13, 0, 8}, 240 { 16800000, 832000000, 396, 8, 0, 8}, /* actual: 831.6 MHz */ 241 { 19200000, 832000000, 260, 6, 0, 8}, 242 { 26000000, 832000000, 416, 13, 0, 8}, 243 244 { 12000000, 624000000, 624, 12, 0, 8}, 245 { 13000000, 624000000, 624, 13, 0, 8}, 246 { 16800000, 600000000, 520, 14, 0, 8}, 247 { 19200000, 624000000, 520, 16, 0, 8}, 248 { 26000000, 624000000, 624, 26, 0, 8}, 249 250 { 12000000, 600000000, 600, 12, 0, 8}, 251 { 13000000, 600000000, 600, 13, 0, 8}, 252 { 16800000, 600000000, 500, 14, 0, 8}, 253 { 19200000, 600000000, 375, 12, 0, 6}, 254 { 26000000, 600000000, 600, 26, 0, 8}, 255 256 { 12000000, 520000000, 520, 12, 0, 8}, 257 { 13000000, 520000000, 520, 13, 0, 8}, 258 { 16800000, 520000000, 495, 16, 0, 8}, /* actual: 519.75 MHz */ 259 { 19200000, 520000000, 325, 12, 0, 6}, 260 { 26000000, 520000000, 520, 26, 0, 8}, 261 262 { 12000000, 416000000, 416, 12, 0, 8}, 263 { 13000000, 416000000, 416, 13, 0, 8}, 264 { 16800000, 416000000, 396, 16, 0, 8}, /* actual: 415.8 MHz */ 265 { 19200000, 416000000, 260, 12, 0, 6}, 266 { 26000000, 416000000, 416, 26, 0, 8}, 267 { 0, 0, 0, 0, 0, 0 }, 268}; 269 270static struct tegra_clk_pll_freq_table pll_m_freq_table[] = { 271 { 12000000, 666000000, 666, 12, 0, 8}, 272 { 13000000, 666000000, 666, 13, 0, 8}, 273 { 16800000, 666000000, 555, 14, 0, 8}, 274 { 19200000, 666000000, 555, 16, 0, 8}, 275 { 26000000, 666000000, 666, 26, 0, 8}, 276 { 12000000, 600000000, 600, 12, 0, 8}, 277 { 13000000, 600000000, 600, 13, 0, 8}, 278 { 16800000, 600000000, 500, 14, 0, 8}, 279 { 19200000, 600000000, 375, 12, 0, 6}, 280 { 26000000, 600000000, 600, 26, 0, 8}, 281 { 0, 0, 0, 0, 0, 0 }, 282}; 283 284static struct tegra_clk_pll_freq_table pll_p_freq_table[] = { 285 { 12000000, 216000000, 432, 12, 1, 8}, 286 { 13000000, 216000000, 432, 13, 1, 8}, 287 { 16800000, 216000000, 360, 14, 1, 8}, 288 { 19200000, 216000000, 360, 16, 1, 8}, 289 { 26000000, 216000000, 432, 26, 1, 8}, 290 { 0, 0, 0, 0, 0, 0 }, 291}; 292 293static struct tegra_clk_pll_freq_table pll_a_freq_table[] = { 294 { 9600000, 564480000, 294, 5, 0, 4}, 295 { 9600000, 552960000, 288, 5, 0, 4}, 296 { 9600000, 24000000, 5, 2, 0, 1}, 297 298 { 28800000, 56448000, 49, 25, 0, 1}, 299 { 28800000, 73728000, 64, 25, 0, 1}, 300 { 28800000, 24000000, 5, 6, 0, 1}, 301 { 0, 0, 0, 0, 0, 0 }, 302}; 303 304static struct tegra_clk_pll_freq_table pll_d_freq_table[] = { 305 { 12000000, 216000000, 216, 12, 0, 4}, 306 { 13000000, 216000000, 216, 13, 0, 4}, 307 { 16800000, 216000000, 180, 14, 0, 4}, 308 { 19200000, 216000000, 180, 16, 0, 4}, 309 { 26000000, 216000000, 216, 26, 0, 4}, 310 311 { 12000000, 594000000, 594, 12, 0, 8}, 312 { 13000000, 594000000, 594, 13, 0, 8}, 313 { 16800000, 594000000, 495, 14, 0, 8}, 314 { 19200000, 594000000, 495, 16, 0, 8}, 315 { 26000000, 594000000, 594, 26, 0, 8}, 316 317 { 12000000, 1000000000, 1000, 12, 0, 12}, 318 { 13000000, 1000000000, 1000, 13, 0, 12}, 319 { 19200000, 1000000000, 625, 12, 0, 8}, 320 { 26000000, 1000000000, 1000, 26, 0, 12}, 321 322 { 0, 0, 0, 0, 0, 0 }, 323}; 324 325static struct pdiv_map pllu_p[] = { 326 { .pdiv = 1, .hw_val = 1 }, 327 { .pdiv = 2, .hw_val = 0 }, 328 { .pdiv = 0, .hw_val = 0 }, 329}; 330 331static struct tegra_clk_pll_freq_table pll_u_freq_table[] = { 332 { 12000000, 480000000, 960, 12, 0, 12}, 333 { 13000000, 480000000, 960, 13, 0, 12}, 334 { 16800000, 480000000, 400, 7, 0, 5}, 335 { 19200000, 480000000, 200, 4, 0, 3}, 336 { 26000000, 480000000, 960, 26, 0, 12}, 337 { 0, 0, 0, 0, 0, 0 }, 338}; 339 340static struct tegra_clk_pll_freq_table pll_x_freq_table[] = { 341 /* 1.7 GHz */ 342 { 12000000, 1700000000, 850, 6, 0, 8}, 343 { 13000000, 1700000000, 915, 7, 0, 8}, /* actual: 1699.2 MHz */ 344 { 16800000, 1700000000, 708, 7, 0, 8}, /* actual: 1699.2 MHz */ 345 { 19200000, 1700000000, 885, 10, 0, 8}, /* actual: 1699.2 MHz */ 346 { 26000000, 1700000000, 850, 13, 0, 8}, 347 348 /* 1.6 GHz */ 349 { 12000000, 1600000000, 800, 6, 0, 8}, 350 { 13000000, 1600000000, 738, 6, 0, 8}, /* actual: 1599.0 MHz */ 351 { 16800000, 1600000000, 857, 9, 0, 8}, /* actual: 1599.7 MHz */ 352 { 19200000, 1600000000, 500, 6, 0, 8}, 353 { 26000000, 1600000000, 800, 13, 0, 8}, 354 355 /* 1.5 GHz */ 356 { 12000000, 1500000000, 750, 6, 0, 8}, 357 { 13000000, 1500000000, 923, 8, 0, 8}, /* actual: 1499.8 MHz */ 358 { 16800000, 1500000000, 625, 7, 0, 8}, 359 { 19200000, 1500000000, 625, 8, 0, 8}, 360 { 26000000, 1500000000, 750, 13, 0, 8}, 361 362 /* 1.4 GHz */ 363 { 12000000, 1400000000, 700, 6, 0, 8}, 364 { 13000000, 1400000000, 969, 9, 0, 8}, /* actual: 1399.7 MHz */ 365 { 16800000, 1400000000, 1000, 12, 0, 8}, 366 { 19200000, 1400000000, 875, 12, 0, 8}, 367 { 26000000, 1400000000, 700, 13, 0, 8}, 368 369 /* 1.3 GHz */ 370 { 12000000, 1300000000, 975, 9, 0, 8}, 371 { 13000000, 1300000000, 1000, 10, 0, 8}, 372 { 16800000, 1300000000, 928, 12, 0, 8}, /* actual: 1299.2 MHz */ 373 { 19200000, 1300000000, 812, 12, 0, 8}, /* actual: 1299.2 MHz */ 374 { 26000000, 1300000000, 650, 13, 0, 8}, 375 376 /* 1.2 GHz */ 377 { 12000000, 1200000000, 1000, 10, 0, 8}, 378 { 13000000, 1200000000, 923, 10, 0, 8}, /* actual: 1199.9 MHz */ 379 { 16800000, 1200000000, 1000, 14, 0, 8}, 380 { 19200000, 1200000000, 1000, 16, 0, 8}, 381 { 26000000, 1200000000, 600, 13, 0, 8}, 382 383 /* 1.1 GHz */ 384 { 12000000, 1100000000, 825, 9, 0, 8}, 385 { 13000000, 1100000000, 846, 10, 0, 8}, /* actual: 1099.8 MHz */ 386 { 16800000, 1100000000, 982, 15, 0, 8}, /* actual: 1099.8 MHz */ 387 { 19200000, 1100000000, 859, 15, 0, 8}, /* actual: 1099.5 MHz */ 388 { 26000000, 1100000000, 550, 13, 0, 8}, 389 390 /* 1 GHz */ 391 { 12000000, 1000000000, 1000, 12, 0, 8}, 392 { 13000000, 1000000000, 1000, 13, 0, 8}, 393 { 16800000, 1000000000, 833, 14, 0, 8}, /* actual: 999.6 MHz */ 394 { 19200000, 1000000000, 625, 12, 0, 8}, 395 { 26000000, 1000000000, 1000, 26, 0, 8}, 396 397 { 0, 0, 0, 0, 0, 0 }, 398}; 399 400static struct tegra_clk_pll_freq_table pll_e_freq_table[] = { 401 /* PLLE special case: use cpcon field to store cml divider value */ 402 { 12000000, 100000000, 150, 1, 18, 11}, 403 { 216000000, 100000000, 200, 18, 24, 13}, 404 { 0, 0, 0, 0, 0, 0 }, 405}; 406 407/* PLL parameters */ 408static struct tegra_clk_pll_params pll_c_params = { 409 .input_min = 2000000, 410 .input_max = 31000000, 411 .cf_min = 1000000, 412 .cf_max = 6000000, 413 .vco_min = 20000000, 414 .vco_max = 1400000000, 415 .base_reg = PLLC_BASE, 416 .misc_reg = PLLC_MISC, 417 .lock_mask = PLL_BASE_LOCK, 418 .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, 419 .lock_delay = 300, 420 .freq_table = pll_c_freq_table, 421 .flags = TEGRA_PLL_HAS_CPCON | TEGRA_PLL_USE_LOCK, 422}; 423 424static struct div_nmp pllm_nmp = { 425 .divn_shift = 8, 426 .divn_width = 10, 427 .override_divn_shift = 5, 428 .divm_shift = 0, 429 .divm_width = 5, 430 .override_divm_shift = 0, 431 .divp_shift = 20, 432 .divp_width = 3, 433 .override_divp_shift = 15, 434}; 435 436static struct tegra_clk_pll_params pll_m_params = { 437 .input_min = 2000000, 438 .input_max = 31000000, 439 .cf_min = 1000000, 440 .cf_max = 6000000, 441 .vco_min = 20000000, 442 .vco_max = 1200000000, 443 .base_reg = PLLM_BASE, 444 .misc_reg = PLLM_MISC, 445 .lock_mask = PLL_BASE_LOCK, 446 .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, 447 .lock_delay = 300, 448 .div_nmp = &pllm_nmp, 449 .pmc_divnm_reg = PMC_PLLM_WB0_OVERRIDE, 450 .pmc_divp_reg = PMC_PLLM_WB0_OVERRIDE, 451 .freq_table = pll_m_freq_table, 452 .flags = TEGRA_PLLM | TEGRA_PLL_HAS_CPCON | 453 TEGRA_PLL_SET_DCCON | TEGRA_PLL_USE_LOCK, 454}; 455 456static struct tegra_clk_pll_params pll_p_params = { 457 .input_min = 2000000, 458 .input_max = 31000000, 459 .cf_min = 1000000, 460 .cf_max = 6000000, 461 .vco_min = 20000000, 462 .vco_max = 1400000000, 463 .base_reg = PLLP_BASE, 464 .misc_reg = PLLP_MISC, 465 .lock_mask = PLL_BASE_LOCK, 466 .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, 467 .lock_delay = 300, 468 .freq_table = pll_p_freq_table, 469 .flags = TEGRA_PLL_FIXED | TEGRA_PLL_HAS_CPCON | TEGRA_PLL_USE_LOCK, 470 .fixed_rate = 408000000, 471}; 472 473static struct tegra_clk_pll_params pll_a_params = { 474 .input_min = 2000000, 475 .input_max = 31000000, 476 .cf_min = 1000000, 477 .cf_max = 6000000, 478 .vco_min = 20000000, 479 .vco_max = 1400000000, 480 .base_reg = PLLA_BASE, 481 .misc_reg = PLLA_MISC, 482 .lock_mask = PLL_BASE_LOCK, 483 .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, 484 .lock_delay = 300, 485 .freq_table = pll_a_freq_table, 486 .flags = TEGRA_PLL_HAS_CPCON | TEGRA_PLL_USE_LOCK, 487}; 488 489static struct tegra_clk_pll_params pll_d_params = { 490 .input_min = 2000000, 491 .input_max = 40000000, 492 .cf_min = 1000000, 493 .cf_max = 6000000, 494 .vco_min = 40000000, 495 .vco_max = 1000000000, 496 .base_reg = PLLD_BASE, 497 .misc_reg = PLLD_MISC, 498 .lock_mask = PLL_BASE_LOCK, 499 .lock_enable_bit_idx = PLLDU_MISC_LOCK_ENABLE, 500 .lock_delay = 1000, 501 .freq_table = pll_d_freq_table, 502 .flags = TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_LFCON | 503 TEGRA_PLL_USE_LOCK, 504 505}; 506 507static struct tegra_clk_pll_params pll_d2_params = { 508 .input_min = 2000000, 509 .input_max = 40000000, 510 .cf_min = 1000000, 511 .cf_max = 6000000, 512 .vco_min = 40000000, 513 .vco_max = 1000000000, 514 .base_reg = PLLD2_BASE, 515 .misc_reg = PLLD2_MISC, 516 .lock_mask = PLL_BASE_LOCK, 517 .lock_enable_bit_idx = PLLDU_MISC_LOCK_ENABLE, 518 .lock_delay = 1000, 519 .freq_table = pll_d_freq_table, 520 .flags = TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_LFCON | 521 TEGRA_PLL_USE_LOCK, 522}; 523 524static struct tegra_clk_pll_params pll_u_params = { 525 .input_min = 2000000, 526 .input_max = 40000000, 527 .cf_min = 1000000, 528 .cf_max = 6000000, 529 .vco_min = 48000000, 530 .vco_max = 960000000, 531 .base_reg = PLLU_BASE, 532 .misc_reg = PLLU_MISC, 533 .lock_mask = PLL_BASE_LOCK, 534 .lock_enable_bit_idx = PLLDU_MISC_LOCK_ENABLE, 535 .lock_delay = 1000, 536 .pdiv_tohw = pllu_p, 537 .freq_table = pll_u_freq_table, 538 .flags = TEGRA_PLLU | TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_LFCON, 539}; 540 541static struct tegra_clk_pll_params pll_x_params = { 542 .input_min = 2000000, 543 .input_max = 31000000, 544 .cf_min = 1000000, 545 .cf_max = 6000000, 546 .vco_min = 20000000, 547 .vco_max = 1700000000, 548 .base_reg = PLLX_BASE, 549 .misc_reg = PLLX_MISC, 550 .lock_mask = PLL_BASE_LOCK, 551 .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, 552 .lock_delay = 300, 553 .freq_table = pll_x_freq_table, 554 .flags = TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_DCCON | 555 TEGRA_PLL_USE_LOCK, 556}; 557 558static struct tegra_clk_pll_params pll_e_params = { 559 .input_min = 12000000, 560 .input_max = 216000000, 561 .cf_min = 12000000, 562 .cf_max = 12000000, 563 .vco_min = 1200000000, 564 .vco_max = 2400000000U, 565 .base_reg = PLLE_BASE, 566 .misc_reg = PLLE_MISC, 567 .lock_mask = PLLE_MISC_LOCK, 568 .lock_enable_bit_idx = PLLE_MISC_LOCK_ENABLE, 569 .lock_delay = 300, 570 .freq_table = pll_e_freq_table, 571 .flags = TEGRA_PLLE_CONFIGURE | TEGRA_PLL_FIXED, 572 .fixed_rate = 100000000, 573}; 574 575static unsigned long tegra30_input_freq[] = { 576 [0] = 13000000, 577 [1] = 16800000, 578 [4] = 19200000, 579 [5] = 38400000, 580 [8] = 12000000, 581 [9] = 48000000, 582 [12] = 260000000, 583}; 584 585static struct tegra_devclk devclks[] __initdata = { 586 { .con_id = "pll_c", .dt_id = TEGRA30_CLK_PLL_C }, 587 { .con_id = "pll_c_out1", .dt_id = TEGRA30_CLK_PLL_C_OUT1 }, 588 { .con_id = "pll_p", .dt_id = TEGRA30_CLK_PLL_P }, 589 { .con_id = "pll_p_out1", .dt_id = TEGRA30_CLK_PLL_P_OUT1 }, 590 { .con_id = "pll_p_out2", .dt_id = TEGRA30_CLK_PLL_P_OUT2 }, 591 { .con_id = "pll_p_out3", .dt_id = TEGRA30_CLK_PLL_P_OUT3 }, 592 { .con_id = "pll_p_out4", .dt_id = TEGRA30_CLK_PLL_P_OUT4 }, 593 { .con_id = "pll_m", .dt_id = TEGRA30_CLK_PLL_M }, 594 { .con_id = "pll_m_out1", .dt_id = TEGRA30_CLK_PLL_M_OUT1 }, 595 { .con_id = "pll_x", .dt_id = TEGRA30_CLK_PLL_X }, 596 { .con_id = "pll_x_out0", .dt_id = TEGRA30_CLK_PLL_X_OUT0 }, 597 { .con_id = "pll_u", .dt_id = TEGRA30_CLK_PLL_U }, 598 { .con_id = "pll_d", .dt_id = TEGRA30_CLK_PLL_D }, 599 { .con_id = "pll_d_out0", .dt_id = TEGRA30_CLK_PLL_D_OUT0 }, 600 { .con_id = "pll_d2", .dt_id = TEGRA30_CLK_PLL_D2 }, 601 { .con_id = "pll_d2_out0", .dt_id = TEGRA30_CLK_PLL_D2_OUT0 }, 602 { .con_id = "pll_a", .dt_id = TEGRA30_CLK_PLL_A }, 603 { .con_id = "pll_a_out0", .dt_id = TEGRA30_CLK_PLL_A_OUT0 }, 604 { .con_id = "pll_e", .dt_id = TEGRA30_CLK_PLL_E }, 605 { .con_id = "spdif_in_sync", .dt_id = TEGRA30_CLK_SPDIF_IN_SYNC }, 606 { .con_id = "i2s0_sync", .dt_id = TEGRA30_CLK_I2S0_SYNC }, 607 { .con_id = "i2s1_sync", .dt_id = TEGRA30_CLK_I2S1_SYNC }, 608 { .con_id = "i2s2_sync", .dt_id = TEGRA30_CLK_I2S2_SYNC }, 609 { .con_id = "i2s3_sync", .dt_id = TEGRA30_CLK_I2S3_SYNC }, 610 { .con_id = "i2s4_sync", .dt_id = TEGRA30_CLK_I2S4_SYNC }, 611 { .con_id = "vimclk_sync", .dt_id = TEGRA30_CLK_VIMCLK_SYNC }, 612 { .con_id = "audio0", .dt_id = TEGRA30_CLK_AUDIO0 }, 613 { .con_id = "audio1", .dt_id = TEGRA30_CLK_AUDIO1 }, 614 { .con_id = "audio2", .dt_id = TEGRA30_CLK_AUDIO2 }, 615 { .con_id = "audio3", .dt_id = TEGRA30_CLK_AUDIO3 }, 616 { .con_id = "audio4", .dt_id = TEGRA30_CLK_AUDIO4 }, 617 { .con_id = "spdif", .dt_id = TEGRA30_CLK_SPDIF }, 618 { .con_id = "audio0_2x", .dt_id = TEGRA30_CLK_AUDIO0_2X }, 619 { .con_id = "audio1_2x", .dt_id = TEGRA30_CLK_AUDIO1_2X }, 620 { .con_id = "audio2_2x", .dt_id = TEGRA30_CLK_AUDIO2_2X }, 621 { .con_id = "audio3_2x", .dt_id = TEGRA30_CLK_AUDIO3_2X }, 622 { .con_id = "audio4_2x", .dt_id = TEGRA30_CLK_AUDIO4_2X }, 623 { .con_id = "spdif_2x", .dt_id = TEGRA30_CLK_SPDIF_2X }, 624 { .con_id = "extern1", .dev_id = "clk_out_1", .dt_id = TEGRA30_CLK_EXTERN1 }, 625 { .con_id = "extern2", .dev_id = "clk_out_2", .dt_id = TEGRA30_CLK_EXTERN2 }, 626 { .con_id = "extern3", .dev_id = "clk_out_3", .dt_id = TEGRA30_CLK_EXTERN3 }, 627 { .con_id = "blink", .dt_id = TEGRA30_CLK_BLINK }, 628 { .con_id = "cclk_g", .dt_id = TEGRA30_CLK_CCLK_G }, 629 { .con_id = "cclk_lp", .dt_id = TEGRA30_CLK_CCLK_LP }, 630 { .con_id = "sclk", .dt_id = TEGRA30_CLK_SCLK }, 631 { .con_id = "hclk", .dt_id = TEGRA30_CLK_HCLK }, 632 { .con_id = "pclk", .dt_id = TEGRA30_CLK_PCLK }, 633 { .con_id = "twd", .dt_id = TEGRA30_CLK_TWD }, 634 { .con_id = "emc", .dt_id = TEGRA30_CLK_EMC }, 635 { .con_id = "clk_32k", .dt_id = TEGRA30_CLK_CLK_32K }, 636 { .con_id = "clk_m_div2", .dt_id = TEGRA30_CLK_CLK_M_DIV2 }, 637 { .con_id = "clk_m_div4", .dt_id = TEGRA30_CLK_CLK_M_DIV4 }, 638 { .con_id = "cml0", .dt_id = TEGRA30_CLK_CML0 }, 639 { .con_id = "cml1", .dt_id = TEGRA30_CLK_CML1 }, 640 { .con_id = "clk_m", .dt_id = TEGRA30_CLK_CLK_M }, 641 { .con_id = "pll_ref", .dt_id = TEGRA30_CLK_PLL_REF }, 642 { .con_id = "csus", .dev_id = "tengra_camera", .dt_id = TEGRA30_CLK_CSUS }, 643 { .con_id = "vcp", .dev_id = "tegra-avp", .dt_id = TEGRA30_CLK_VCP }, 644 { .con_id = "bsea", .dev_id = "tegra-avp", .dt_id = TEGRA30_CLK_BSEA }, 645 { .con_id = "bsev", .dev_id = "tegra-aes", .dt_id = TEGRA30_CLK_BSEV }, 646 { .con_id = "dsia", .dev_id = "tegradc.0", .dt_id = TEGRA30_CLK_DSIA }, 647 { .con_id = "csi", .dev_id = "tegra_camera", .dt_id = TEGRA30_CLK_CSI }, 648 { .con_id = "isp", .dev_id = "tegra_camera", .dt_id = TEGRA30_CLK_ISP }, 649 { .con_id = "pcie", .dev_id = "tegra-pcie", .dt_id = TEGRA30_CLK_PCIE }, 650 { .con_id = "afi", .dev_id = "tegra-pcie", .dt_id = TEGRA30_CLK_AFI }, 651 { .con_id = "pciex", .dev_id = "tegra-pcie", .dt_id = TEGRA30_CLK_PCIEX }, 652 { .con_id = "fuse", .dev_id = "fuse-tegra", .dt_id = TEGRA30_CLK_FUSE }, 653 { .con_id = "fuse_burn", .dev_id = "fuse-tegra", .dt_id = TEGRA30_CLK_FUSE_BURN }, 654 { .con_id = "apbif", .dev_id = "tegra30-ahub", .dt_id = TEGRA30_CLK_APBIF }, 655 { .con_id = "hda2hdmi", .dev_id = "tegra30-hda", .dt_id = TEGRA30_CLK_HDA2HDMI }, 656 { .dev_id = "tegra-apbdma", .dt_id = TEGRA30_CLK_APBDMA }, 657 { .dev_id = "rtc-tegra", .dt_id = TEGRA30_CLK_RTC }, 658 { .dev_id = "timer", .dt_id = TEGRA30_CLK_TIMER }, 659 { .dev_id = "tegra-kbc", .dt_id = TEGRA30_CLK_KBC }, 660 { .dev_id = "fsl-tegra-udc", .dt_id = TEGRA30_CLK_USBD }, 661 { .dev_id = "tegra-ehci.1", .dt_id = TEGRA30_CLK_USB2 }, 662 { .dev_id = "tegra-ehci.2", .dt_id = TEGRA30_CLK_USB2 }, 663 { .dev_id = "kfuse-tegra", .dt_id = TEGRA30_CLK_KFUSE }, 664 { .dev_id = "tegra_sata_cold", .dt_id = TEGRA30_CLK_SATA_COLD }, 665 { .dev_id = "dtv", .dt_id = TEGRA30_CLK_DTV }, 666 { .dev_id = "tegra30-i2s.0", .dt_id = TEGRA30_CLK_I2S0 }, 667 { .dev_id = "tegra30-i2s.1", .dt_id = TEGRA30_CLK_I2S1 }, 668 { .dev_id = "tegra30-i2s.2", .dt_id = TEGRA30_CLK_I2S2 }, 669 { .dev_id = "tegra30-i2s.3", .dt_id = TEGRA30_CLK_I2S3 }, 670 { .dev_id = "tegra30-i2s.4", .dt_id = TEGRA30_CLK_I2S4 }, 671 { .con_id = "spdif_out", .dev_id = "tegra30-spdif", .dt_id = TEGRA30_CLK_SPDIF_OUT }, 672 { .con_id = "spdif_in", .dev_id = "tegra30-spdif", .dt_id = TEGRA30_CLK_SPDIF_IN }, 673 { .con_id = "d_audio", .dev_id = "tegra30-ahub", .dt_id = TEGRA30_CLK_D_AUDIO }, 674 { .dev_id = "tegra30-dam.0", .dt_id = TEGRA30_CLK_DAM0 }, 675 { .dev_id = "tegra30-dam.1", .dt_id = TEGRA30_CLK_DAM1 }, 676 { .dev_id = "tegra30-dam.2", .dt_id = TEGRA30_CLK_DAM2 }, 677 { .con_id = "hda", .dev_id = "tegra30-hda", .dt_id = TEGRA30_CLK_HDA }, 678 { .con_id = "hda2codec", .dev_id = "tegra30-hda", .dt_id = TEGRA30_CLK_HDA2CODEC_2X }, 679 { .dev_id = "spi_tegra.0", .dt_id = TEGRA30_CLK_SBC1 }, 680 { .dev_id = "spi_tegra.1", .dt_id = TEGRA30_CLK_SBC2 }, 681 { .dev_id = "spi_tegra.2", .dt_id = TEGRA30_CLK_SBC3 }, 682 { .dev_id = "spi_tegra.3", .dt_id = TEGRA30_CLK_SBC4 }, 683 { .dev_id = "spi_tegra.4", .dt_id = TEGRA30_CLK_SBC5 }, 684 { .dev_id = "spi_tegra.5", .dt_id = TEGRA30_CLK_SBC6 }, 685 { .dev_id = "tegra_sata_oob", .dt_id = TEGRA30_CLK_SATA_OOB }, 686 { .dev_id = "tegra_sata", .dt_id = TEGRA30_CLK_SATA }, 687 { .dev_id = "tegra_nand", .dt_id = TEGRA30_CLK_NDFLASH }, 688 { .dev_id = "tegra_nand_speed", .dt_id = TEGRA30_CLK_NDSPEED }, 689 { .dev_id = "vfir", .dt_id = TEGRA30_CLK_VFIR }, 690 { .dev_id = "csite", .dt_id = TEGRA30_CLK_CSITE }, 691 { .dev_id = "la", .dt_id = TEGRA30_CLK_LA }, 692 { .dev_id = "tegra_w1", .dt_id = TEGRA30_CLK_OWR }, 693 { .dev_id = "mipi", .dt_id = TEGRA30_CLK_MIPI }, 694 { .dev_id = "tegra-tsensor", .dt_id = TEGRA30_CLK_TSENSOR }, 695 { .dev_id = "i2cslow", .dt_id = TEGRA30_CLK_I2CSLOW }, 696 { .dev_id = "vde", .dt_id = TEGRA30_CLK_VDE }, 697 { .con_id = "vi", .dev_id = "tegra_camera", .dt_id = TEGRA30_CLK_VI }, 698 { .dev_id = "epp", .dt_id = TEGRA30_CLK_EPP }, 699 { .dev_id = "mpe", .dt_id = TEGRA30_CLK_MPE }, 700 { .dev_id = "host1x", .dt_id = TEGRA30_CLK_HOST1X }, 701 { .dev_id = "3d", .dt_id = TEGRA30_CLK_GR3D }, 702 { .dev_id = "3d2", .dt_id = TEGRA30_CLK_GR3D2 }, 703 { .dev_id = "2d", .dt_id = TEGRA30_CLK_GR2D }, 704 { .dev_id = "se", .dt_id = TEGRA30_CLK_SE }, 705 { .dev_id = "mselect", .dt_id = TEGRA30_CLK_MSELECT }, 706 { .dev_id = "tegra-nor", .dt_id = TEGRA30_CLK_NOR }, 707 { .dev_id = "sdhci-tegra.0", .dt_id = TEGRA30_CLK_SDMMC1 }, 708 { .dev_id = "sdhci-tegra.1", .dt_id = TEGRA30_CLK_SDMMC2 }, 709 { .dev_id = "sdhci-tegra.2", .dt_id = TEGRA30_CLK_SDMMC3 }, 710 { .dev_id = "sdhci-tegra.3", .dt_id = TEGRA30_CLK_SDMMC4 }, 711 { .dev_id = "cve", .dt_id = TEGRA30_CLK_CVE }, 712 { .dev_id = "tvo", .dt_id = TEGRA30_CLK_TVO }, 713 { .dev_id = "tvdac", .dt_id = TEGRA30_CLK_TVDAC }, 714 { .dev_id = "actmon", .dt_id = TEGRA30_CLK_ACTMON }, 715 { .con_id = "vi_sensor", .dev_id = "tegra_camera", .dt_id = TEGRA30_CLK_VI_SENSOR }, 716 { .con_id = "div-clk", .dev_id = "tegra-i2c.0", .dt_id = TEGRA30_CLK_I2C1 }, 717 { .con_id = "div-clk", .dev_id = "tegra-i2c.1", .dt_id = TEGRA30_CLK_I2C2 }, 718 { .con_id = "div-clk", .dev_id = "tegra-i2c.2", .dt_id = TEGRA30_CLK_I2C3 }, 719 { .con_id = "div-clk", .dev_id = "tegra-i2c.3", .dt_id = TEGRA30_CLK_I2C4 }, 720 { .con_id = "div-clk", .dev_id = "tegra-i2c.4", .dt_id = TEGRA30_CLK_I2C5 }, 721 { .dev_id = "tegra_uart.0", .dt_id = TEGRA30_CLK_UARTA }, 722 { .dev_id = "tegra_uart.1", .dt_id = TEGRA30_CLK_UARTB }, 723 { .dev_id = "tegra_uart.2", .dt_id = TEGRA30_CLK_UARTC }, 724 { .dev_id = "tegra_uart.3", .dt_id = TEGRA30_CLK_UARTD }, 725 { .dev_id = "tegra_uart.4", .dt_id = TEGRA30_CLK_UARTE }, 726 { .dev_id = "hdmi", .dt_id = TEGRA30_CLK_HDMI }, 727 { .dev_id = "extern1", .dt_id = TEGRA30_CLK_EXTERN1 }, 728 { .dev_id = "extern2", .dt_id = TEGRA30_CLK_EXTERN2 }, 729 { .dev_id = "extern3", .dt_id = TEGRA30_CLK_EXTERN3 }, 730 { .dev_id = "pwm", .dt_id = TEGRA30_CLK_PWM }, 731 { .dev_id = "tegradc.0", .dt_id = TEGRA30_CLK_DISP1 }, 732 { .dev_id = "tegradc.1", .dt_id = TEGRA30_CLK_DISP2 }, 733 { .dev_id = "tegradc.1", .dt_id = TEGRA30_CLK_DSIB }, 734}; 735 736static struct tegra_clk tegra30_clks[tegra_clk_max] __initdata = { 737 [tegra_clk_clk_32k] = { .dt_id = TEGRA30_CLK_CLK_32K, .present = true }, 738 [tegra_clk_clk_m] = { .dt_id = TEGRA30_CLK_CLK_M, .present = true }, 739 [tegra_clk_clk_m_div2] = { .dt_id = TEGRA30_CLK_CLK_M_DIV2, .present = true }, 740 [tegra_clk_clk_m_div4] = { .dt_id = TEGRA30_CLK_CLK_M_DIV4, .present = true }, 741 [tegra_clk_pll_ref] = { .dt_id = TEGRA30_CLK_PLL_REF, .present = true }, 742 [tegra_clk_spdif_in_sync] = { .dt_id = TEGRA30_CLK_SPDIF_IN_SYNC, .present = true }, 743 [tegra_clk_i2s0_sync] = { .dt_id = TEGRA30_CLK_I2S0_SYNC, .present = true }, 744 [tegra_clk_i2s1_sync] = { .dt_id = TEGRA30_CLK_I2S1_SYNC, .present = true }, 745 [tegra_clk_i2s2_sync] = { .dt_id = TEGRA30_CLK_I2S2_SYNC, .present = true }, 746 [tegra_clk_i2s3_sync] = { .dt_id = TEGRA30_CLK_I2S3_SYNC, .present = true }, 747 [tegra_clk_i2s4_sync] = { .dt_id = TEGRA30_CLK_I2S4_SYNC, .present = true }, 748 [tegra_clk_vimclk_sync] = { .dt_id = TEGRA30_CLK_VIMCLK_SYNC, .present = true }, 749 [tegra_clk_audio0] = { .dt_id = TEGRA30_CLK_AUDIO0, .present = true }, 750 [tegra_clk_audio1] = { .dt_id = TEGRA30_CLK_AUDIO1, .present = true }, 751 [tegra_clk_audio2] = { .dt_id = TEGRA30_CLK_AUDIO2, .present = true }, 752 [tegra_clk_audio3] = { .dt_id = TEGRA30_CLK_AUDIO3, .present = true }, 753 [tegra_clk_audio4] = { .dt_id = TEGRA30_CLK_AUDIO4, .present = true }, 754 [tegra_clk_spdif] = { .dt_id = TEGRA30_CLK_SPDIF, .present = true }, 755 [tegra_clk_audio0_mux] = { .dt_id = TEGRA30_CLK_AUDIO0_MUX, .present = true }, 756 [tegra_clk_audio1_mux] = { .dt_id = TEGRA30_CLK_AUDIO1_MUX, .present = true }, 757 [tegra_clk_audio2_mux] = { .dt_id = TEGRA30_CLK_AUDIO2_MUX, .present = true }, 758 [tegra_clk_audio3_mux] = { .dt_id = TEGRA30_CLK_AUDIO3_MUX, .present = true }, 759 [tegra_clk_audio4_mux] = { .dt_id = TEGRA30_CLK_AUDIO4_MUX, .present = true }, 760 [tegra_clk_spdif_mux] = { .dt_id = TEGRA30_CLK_SPDIF_MUX, .present = true }, 761 [tegra_clk_audio0_2x] = { .dt_id = TEGRA30_CLK_AUDIO0_2X, .present = true }, 762 [tegra_clk_audio1_2x] = { .dt_id = TEGRA30_CLK_AUDIO1_2X, .present = true }, 763 [tegra_clk_audio2_2x] = { .dt_id = TEGRA30_CLK_AUDIO2_2X, .present = true }, 764 [tegra_clk_audio3_2x] = { .dt_id = TEGRA30_CLK_AUDIO3_2X, .present = true }, 765 [tegra_clk_audio4_2x] = { .dt_id = TEGRA30_CLK_AUDIO4_2X, .present = true }, 766 [tegra_clk_spdif_2x] = { .dt_id = TEGRA30_CLK_SPDIF_2X, .present = true }, 767 [tegra_clk_clk_out_1] = { .dt_id = TEGRA30_CLK_CLK_OUT_1, .present = true }, 768 [tegra_clk_clk_out_2] = { .dt_id = TEGRA30_CLK_CLK_OUT_2, .present = true }, 769 [tegra_clk_clk_out_3] = { .dt_id = TEGRA30_CLK_CLK_OUT_3, .present = true }, 770 [tegra_clk_blink] = { .dt_id = TEGRA30_CLK_BLINK, .present = true }, 771 [tegra_clk_clk_out_1_mux] = { .dt_id = TEGRA30_CLK_CLK_OUT_1_MUX, .present = true }, 772 [tegra_clk_clk_out_2_mux] = { .dt_id = TEGRA30_CLK_CLK_OUT_2_MUX, .present = true }, 773 [tegra_clk_clk_out_3_mux] = { .dt_id = TEGRA30_CLK_CLK_OUT_3_MUX, .present = true }, 774 [tegra_clk_hclk] = { .dt_id = TEGRA30_CLK_HCLK, .present = true }, 775 [tegra_clk_pclk] = { .dt_id = TEGRA30_CLK_PCLK, .present = true }, 776 [tegra_clk_i2s0] = { .dt_id = TEGRA30_CLK_I2S0, .present = true }, 777 [tegra_clk_i2s1] = { .dt_id = TEGRA30_CLK_I2S1, .present = true }, 778 [tegra_clk_i2s2] = { .dt_id = TEGRA30_CLK_I2S2, .present = true }, 779 [tegra_clk_i2s3] = { .dt_id = TEGRA30_CLK_I2S3, .present = true }, 780 [tegra_clk_i2s4] = { .dt_id = TEGRA30_CLK_I2S4, .present = true }, 781 [tegra_clk_spdif_in] = { .dt_id = TEGRA30_CLK_SPDIF_IN, .present = true }, 782 [tegra_clk_hda] = { .dt_id = TEGRA30_CLK_HDA, .present = true }, 783 [tegra_clk_hda2codec_2x] = { .dt_id = TEGRA30_CLK_HDA2CODEC_2X, .present = true }, 784 [tegra_clk_sbc1] = { .dt_id = TEGRA30_CLK_SBC1, .present = true }, 785 [tegra_clk_sbc2] = { .dt_id = TEGRA30_CLK_SBC2, .present = true }, 786 [tegra_clk_sbc3] = { .dt_id = TEGRA30_CLK_SBC3, .present = true }, 787 [tegra_clk_sbc4] = { .dt_id = TEGRA30_CLK_SBC4, .present = true }, 788 [tegra_clk_sbc5] = { .dt_id = TEGRA30_CLK_SBC5, .present = true }, 789 [tegra_clk_sbc6] = { .dt_id = TEGRA30_CLK_SBC6, .present = true }, 790 [tegra_clk_ndflash] = { .dt_id = TEGRA30_CLK_NDFLASH, .present = true }, 791 [tegra_clk_ndspeed] = { .dt_id = TEGRA30_CLK_NDSPEED, .present = true }, 792 [tegra_clk_vfir] = { .dt_id = TEGRA30_CLK_VFIR, .present = true }, 793 [tegra_clk_la] = { .dt_id = TEGRA30_CLK_LA, .present = true }, 794 [tegra_clk_csite] = { .dt_id = TEGRA30_CLK_CSITE, .present = true }, 795 [tegra_clk_owr] = { .dt_id = TEGRA30_CLK_OWR, .present = true }, 796 [tegra_clk_mipi] = { .dt_id = TEGRA30_CLK_MIPI, .present = true }, 797 [tegra_clk_tsensor] = { .dt_id = TEGRA30_CLK_TSENSOR, .present = true }, 798 [tegra_clk_i2cslow] = { .dt_id = TEGRA30_CLK_I2CSLOW, .present = true }, 799 [tegra_clk_vde] = { .dt_id = TEGRA30_CLK_VDE, .present = true }, 800 [tegra_clk_vi] = { .dt_id = TEGRA30_CLK_VI, .present = true }, 801 [tegra_clk_epp] = { .dt_id = TEGRA30_CLK_EPP, .present = true }, 802 [tegra_clk_mpe] = { .dt_id = TEGRA30_CLK_MPE, .present = true }, 803 [tegra_clk_host1x] = { .dt_id = TEGRA30_CLK_HOST1X, .present = true }, 804 [tegra_clk_gr2d] = { .dt_id = TEGRA30_CLK_GR2D, .present = true }, 805 [tegra_clk_gr3d] = { .dt_id = TEGRA30_CLK_GR3D, .present = true }, 806 [tegra_clk_mselect] = { .dt_id = TEGRA30_CLK_MSELECT, .present = true }, 807 [tegra_clk_nor] = { .dt_id = TEGRA30_CLK_NOR, .present = true }, 808 [tegra_clk_sdmmc1] = { .dt_id = TEGRA30_CLK_SDMMC1, .present = true }, 809 [tegra_clk_sdmmc2] = { .dt_id = TEGRA30_CLK_SDMMC2, .present = true }, 810 [tegra_clk_sdmmc3] = { .dt_id = TEGRA30_CLK_SDMMC3, .present = true }, 811 [tegra_clk_sdmmc4] = { .dt_id = TEGRA30_CLK_SDMMC4, .present = true }, 812 [tegra_clk_cve] = { .dt_id = TEGRA30_CLK_CVE, .present = true }, 813 [tegra_clk_tvo] = { .dt_id = TEGRA30_CLK_TVO, .present = true }, 814 [tegra_clk_tvdac] = { .dt_id = TEGRA30_CLK_TVDAC, .present = true }, 815 [tegra_clk_actmon] = { .dt_id = TEGRA30_CLK_ACTMON, .present = true }, 816 [tegra_clk_vi_sensor] = { .dt_id = TEGRA30_CLK_VI_SENSOR, .present = true }, 817 [tegra_clk_i2c1] = { .dt_id = TEGRA30_CLK_I2C1, .present = true }, 818 [tegra_clk_i2c2] = { .dt_id = TEGRA30_CLK_I2C2, .present = true }, 819 [tegra_clk_i2c3] = { .dt_id = TEGRA30_CLK_I2C3, .present = true }, 820 [tegra_clk_i2c4] = { .dt_id = TEGRA30_CLK_I2C4, .present = true }, 821 [tegra_clk_i2c5] = { .dt_id = TEGRA30_CLK_I2C5, .present = true }, 822 [tegra_clk_uarta] = { .dt_id = TEGRA30_CLK_UARTA, .present = true }, 823 [tegra_clk_uartb] = { .dt_id = TEGRA30_CLK_UARTB, .present = true }, 824 [tegra_clk_uartc] = { .dt_id = TEGRA30_CLK_UARTC, .present = true }, 825 [tegra_clk_uartd] = { .dt_id = TEGRA30_CLK_UARTD, .present = true }, 826 [tegra_clk_uarte] = { .dt_id = TEGRA30_CLK_UARTE, .present = true }, 827 [tegra_clk_extern1] = { .dt_id = TEGRA30_CLK_EXTERN1, .present = true }, 828 [tegra_clk_extern2] = { .dt_id = TEGRA30_CLK_EXTERN2, .present = true }, 829 [tegra_clk_extern3] = { .dt_id = TEGRA30_CLK_EXTERN3, .present = true }, 830 [tegra_clk_pwm] = { .dt_id = TEGRA30_CLK_PWM, .present = true }, 831 [tegra_clk_disp1] = { .dt_id = TEGRA30_CLK_DISP1, .present = true }, 832 [tegra_clk_disp2] = { .dt_id = TEGRA30_CLK_DISP2, .present = true }, 833 [tegra_clk_apbdma] = { .dt_id = TEGRA30_CLK_APBDMA, .present = true }, 834 [tegra_clk_rtc] = { .dt_id = TEGRA30_CLK_RTC, .present = true }, 835 [tegra_clk_timer] = { .dt_id = TEGRA30_CLK_TIMER, .present = true }, 836 [tegra_clk_kbc] = { .dt_id = TEGRA30_CLK_KBC, .present = true }, 837 [tegra_clk_csus] = { .dt_id = TEGRA30_CLK_CSUS, .present = true }, 838 [tegra_clk_vcp] = { .dt_id = TEGRA30_CLK_VCP, .present = true }, 839 [tegra_clk_bsea] = { .dt_id = TEGRA30_CLK_BSEA, .present = true }, 840 [tegra_clk_bsev] = { .dt_id = TEGRA30_CLK_BSEV, .present = true }, 841 [tegra_clk_usbd] = { .dt_id = TEGRA30_CLK_USBD, .present = true }, 842 [tegra_clk_usb2] = { .dt_id = TEGRA30_CLK_USB2, .present = true }, 843 [tegra_clk_usb3] = { .dt_id = TEGRA30_CLK_USB3, .present = true }, 844 [tegra_clk_csi] = { .dt_id = TEGRA30_CLK_CSI, .present = true }, 845 [tegra_clk_isp] = { .dt_id = TEGRA30_CLK_ISP, .present = true }, 846 [tegra_clk_kfuse] = { .dt_id = TEGRA30_CLK_KFUSE, .present = true }, 847 [tegra_clk_fuse] = { .dt_id = TEGRA30_CLK_FUSE, .present = true }, 848 [tegra_clk_fuse_burn] = { .dt_id = TEGRA30_CLK_FUSE_BURN, .present = true }, 849 [tegra_clk_apbif] = { .dt_id = TEGRA30_CLK_APBIF, .present = true }, 850 [tegra_clk_hda2hdmi] = { .dt_id = TEGRA30_CLK_HDA2HDMI, .present = true }, 851 [tegra_clk_sata_cold] = { .dt_id = TEGRA30_CLK_SATA_COLD, .present = true }, 852 [tegra_clk_sata_oob] = { .dt_id = TEGRA30_CLK_SATA_OOB, .present = true }, 853 [tegra_clk_sata] = { .dt_id = TEGRA30_CLK_SATA, .present = true }, 854 [tegra_clk_dtv] = { .dt_id = TEGRA30_CLK_DTV, .present = true }, 855 [tegra_clk_pll_p] = { .dt_id = TEGRA30_CLK_PLL_P, .present = true }, 856 [tegra_clk_pll_p_out1] = { .dt_id = TEGRA30_CLK_PLL_P_OUT1, .present = true }, 857 [tegra_clk_pll_p_out2] = { .dt_id = TEGRA30_CLK_PLL_P_OUT2, .present = true }, 858 [tegra_clk_pll_p_out3] = { .dt_id = TEGRA30_CLK_PLL_P_OUT3, .present = true }, 859 [tegra_clk_pll_p_out4] = { .dt_id = TEGRA30_CLK_PLL_P_OUT4, .present = true }, 860 [tegra_clk_pll_a] = { .dt_id = TEGRA30_CLK_PLL_A, .present = true }, 861 [tegra_clk_pll_a_out0] = { .dt_id = TEGRA30_CLK_PLL_A_OUT0, .present = true }, 862 863}; 864 865static void tegra30_utmi_param_configure(void) 866{ 867 u32 reg; 868 int i; 869 870 for (i = 0; i < ARRAY_SIZE(utmi_parameters); i++) { 871 if (input_freq == utmi_parameters[i].osc_frequency) 872 break; 873 } 874 875 if (i >= ARRAY_SIZE(utmi_parameters)) { 876 pr_err("%s: Unexpected input rate %lu\n", __func__, input_freq); 877 return; 878 } 879 880 reg = readl_relaxed(clk_base + UTMIP_PLL_CFG2); 881 882 /* Program UTMIP PLL stable and active counts */ 883 reg &= ~UTMIP_PLL_CFG2_STABLE_COUNT(~0); 884 reg |= UTMIP_PLL_CFG2_STABLE_COUNT( 885 utmi_parameters[i].stable_count); 886 887 reg &= ~UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(~0); 888 889 reg |= UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT( 890 utmi_parameters[i].active_delay_count); 891 892 /* Remove power downs from UTMIP PLL control bits */ 893 reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN; 894 reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN; 895 reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN; 896 897 writel_relaxed(reg, clk_base + UTMIP_PLL_CFG2); 898 899 /* Program UTMIP PLL delay and oscillator frequency counts */ 900 reg = readl_relaxed(clk_base + UTMIP_PLL_CFG1); 901 reg &= ~UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(~0); 902 903 reg |= UTMIP_PLL_CFG1_ENABLE_DLY_COUNT( 904 utmi_parameters[i].enable_delay_count); 905 906 reg &= ~UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(~0); 907 reg |= UTMIP_PLL_CFG1_XTAL_FREQ_COUNT( 908 utmi_parameters[i].xtal_freq_count); 909 910 /* Remove power downs from UTMIP PLL control bits */ 911 reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN; 912 reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN; 913 reg &= ~UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN; 914 915 writel_relaxed(reg, clk_base + UTMIP_PLL_CFG1); 916} 917 918static const char *pll_e_parents[] = {"pll_ref", "pll_p"}; 919 920static void __init tegra30_pll_init(void) 921{ 922 struct clk *clk; 923 924 /* PLLC */ 925 clk = tegra_clk_register_pll("pll_c", "pll_ref", clk_base, pmc_base, 0, 926 &pll_c_params, NULL); 927 clks[TEGRA30_CLK_PLL_C] = clk; 928 929 /* PLLC_OUT1 */ 930 clk = tegra_clk_register_divider("pll_c_out1_div", "pll_c", 931 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, 932 8, 8, 1, NULL); 933 clk = tegra_clk_register_pll_out("pll_c_out1", "pll_c_out1_div", 934 clk_base + PLLC_OUT, 1, 0, CLK_SET_RATE_PARENT, 935 0, NULL); 936 clks[TEGRA30_CLK_PLL_C_OUT1] = clk; 937 938 /* PLLM */ 939 clk = tegra_clk_register_pll("pll_m", "pll_ref", clk_base, pmc_base, 940 CLK_IGNORE_UNUSED | CLK_SET_RATE_GATE, 941 &pll_m_params, NULL); 942 clks[TEGRA30_CLK_PLL_M] = clk; 943 944 /* PLLM_OUT1 */ 945 clk = tegra_clk_register_divider("pll_m_out1_div", "pll_m", 946 clk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP, 947 8, 8, 1, NULL); 948 clk = tegra_clk_register_pll_out("pll_m_out1", "pll_m_out1_div", 949 clk_base + PLLM_OUT, 1, 0, CLK_IGNORE_UNUSED | 950 CLK_SET_RATE_PARENT, 0, NULL); 951 clks[TEGRA30_CLK_PLL_M_OUT1] = clk; 952 953 /* PLLX */ 954 clk = tegra_clk_register_pll("pll_x", "pll_ref", clk_base, pmc_base, 0, 955 &pll_x_params, NULL); 956 clks[TEGRA30_CLK_PLL_X] = clk; 957 958 /* PLLX_OUT0 */ 959 clk = clk_register_fixed_factor(NULL, "pll_x_out0", "pll_x", 960 CLK_SET_RATE_PARENT, 1, 2); 961 clks[TEGRA30_CLK_PLL_X_OUT0] = clk; 962 963 /* PLLU */ 964 clk = tegra_clk_register_pll("pll_u", "pll_ref", clk_base, pmc_base, 0, 965 &pll_u_params, NULL); 966 clks[TEGRA30_CLK_PLL_U] = clk; 967 968 tegra30_utmi_param_configure(); 969 970 /* PLLD */ 971 clk = tegra_clk_register_pll("pll_d", "pll_ref", clk_base, pmc_base, 0, 972 &pll_d_params, &pll_d_lock); 973 clks[TEGRA30_CLK_PLL_D] = clk; 974 975 /* PLLD_OUT0 */ 976 clk = clk_register_fixed_factor(NULL, "pll_d_out0", "pll_d", 977 CLK_SET_RATE_PARENT, 1, 2); 978 clks[TEGRA30_CLK_PLL_D_OUT0] = clk; 979 980 /* PLLD2 */ 981 clk = tegra_clk_register_pll("pll_d2", "pll_ref", clk_base, pmc_base, 0, 982 &pll_d2_params, NULL); 983 clks[TEGRA30_CLK_PLL_D2] = clk; 984 985 /* PLLD2_OUT0 */ 986 clk = clk_register_fixed_factor(NULL, "pll_d2_out0", "pll_d2", 987 CLK_SET_RATE_PARENT, 1, 2); 988 clks[TEGRA30_CLK_PLL_D2_OUT0] = clk; 989 990 /* PLLE */ 991 clk = clk_register_mux(NULL, "pll_e_mux", pll_e_parents, 992 ARRAY_SIZE(pll_e_parents), 993 CLK_SET_RATE_NO_REPARENT, 994 clk_base + PLLE_AUX, 2, 1, 0, NULL); 995 clk = tegra_clk_register_plle("pll_e", "pll_e_mux", clk_base, pmc_base, 996 CLK_GET_RATE_NOCACHE, &pll_e_params, NULL); 997 clks[TEGRA30_CLK_PLL_E] = clk; 998} 999 1000static const char *cclk_g_parents[] = { "clk_m", "pll_c", "clk_32k", "pll_m", 1001 "pll_p_cclkg", "pll_p_out4_cclkg", 1002 "pll_p_out3_cclkg", "unused", "pll_x" }; 1003static const char *cclk_lp_parents[] = { "clk_m", "pll_c", "clk_32k", "pll_m", 1004 "pll_p_cclklp", "pll_p_out4_cclklp", 1005 "pll_p_out3_cclklp", "unused", "pll_x", 1006 "pll_x_out0" }; 1007static const char *sclk_parents[] = { "clk_m", "pll_c_out1", "pll_p_out4", 1008 "pll_p_out3", "pll_p_out2", "unused", 1009 "clk_32k", "pll_m_out1" }; 1010 1011static void __init tegra30_super_clk_init(void) 1012{ 1013 struct clk *clk; 1014 1015 /* 1016 * Clock input to cclk_g divided from pll_p using 1017 * U71 divider of cclk_g. 1018 */ 1019 clk = tegra_clk_register_divider("pll_p_cclkg", "pll_p", 1020 clk_base + SUPER_CCLKG_DIVIDER, 0, 1021 TEGRA_DIVIDER_INT, 16, 8, 1, NULL); 1022 clk_register_clkdev(clk, "pll_p_cclkg", NULL); 1023 1024 /* 1025 * Clock input to cclk_g divided from pll_p_out3 using 1026 * U71 divider of cclk_g. 1027 */ 1028 clk = tegra_clk_register_divider("pll_p_out3_cclkg", "pll_p_out3", 1029 clk_base + SUPER_CCLKG_DIVIDER, 0, 1030 TEGRA_DIVIDER_INT, 16, 8, 1, NULL); 1031 clk_register_clkdev(clk, "pll_p_out3_cclkg", NULL); 1032 1033 /* 1034 * Clock input to cclk_g divided from pll_p_out4 using 1035 * U71 divider of cclk_g. 1036 */ 1037 clk = tegra_clk_register_divider("pll_p_out4_cclkg", "pll_p_out4", 1038 clk_base + SUPER_CCLKG_DIVIDER, 0, 1039 TEGRA_DIVIDER_INT, 16, 8, 1, NULL); 1040 clk_register_clkdev(clk, "pll_p_out4_cclkg", NULL); 1041 1042 /* CCLKG */ 1043 clk = tegra_clk_register_super_mux("cclk_g", cclk_g_parents, 1044 ARRAY_SIZE(cclk_g_parents), 1045 CLK_SET_RATE_PARENT, 1046 clk_base + CCLKG_BURST_POLICY, 1047 0, 4, 0, 0, NULL); 1048 clks[TEGRA30_CLK_CCLK_G] = clk; 1049 1050 /* 1051 * Clock input to cclk_lp divided from pll_p using 1052 * U71 divider of cclk_lp. 1053 */ 1054 clk = tegra_clk_register_divider("pll_p_cclklp", "pll_p", 1055 clk_base + SUPER_CCLKLP_DIVIDER, 0, 1056 TEGRA_DIVIDER_INT, 16, 8, 1, NULL); 1057 clk_register_clkdev(clk, "pll_p_cclklp", NULL); 1058 1059 /* 1060 * Clock input to cclk_lp divided from pll_p_out3 using 1061 * U71 divider of cclk_lp. 1062 */ 1063 clk = tegra_clk_register_divider("pll_p_out3_cclklp", "pll_p_out3", 1064 clk_base + SUPER_CCLKG_DIVIDER, 0, 1065 TEGRA_DIVIDER_INT, 16, 8, 1, NULL); 1066 clk_register_clkdev(clk, "pll_p_out3_cclklp", NULL); 1067 1068 /* 1069 * Clock input to cclk_lp divided from pll_p_out4 using 1070 * U71 divider of cclk_lp. 1071 */ 1072 clk = tegra_clk_register_divider("pll_p_out4_cclklp", "pll_p_out4", 1073 clk_base + SUPER_CCLKLP_DIVIDER, 0, 1074 TEGRA_DIVIDER_INT, 16, 8, 1, NULL); 1075 clk_register_clkdev(clk, "pll_p_out4_cclklp", NULL); 1076 1077 /* CCLKLP */ 1078 clk = tegra_clk_register_super_mux("cclk_lp", cclk_lp_parents, 1079 ARRAY_SIZE(cclk_lp_parents), 1080 CLK_SET_RATE_PARENT, 1081 clk_base + CCLKLP_BURST_POLICY, 1082 TEGRA_DIVIDER_2, 4, 8, 9, 1083 NULL); 1084 clks[TEGRA30_CLK_CCLK_LP] = clk; 1085 1086 /* SCLK */ 1087 clk = tegra_clk_register_super_mux("sclk", sclk_parents, 1088 ARRAY_SIZE(sclk_parents), 1089 CLK_SET_RATE_PARENT, 1090 clk_base + SCLK_BURST_POLICY, 1091 0, 4, 0, 0, NULL); 1092 clks[TEGRA30_CLK_SCLK] = clk; 1093 1094 /* twd */ 1095 clk = clk_register_fixed_factor(NULL, "twd", "cclk_g", 1096 CLK_SET_RATE_PARENT, 1, 2); 1097 clks[TEGRA30_CLK_TWD] = clk; 1098 1099 tegra_super_clk_gen4_init(clk_base, pmc_base, tegra30_clks, NULL); 1100} 1101 1102static const char *mux_pllacp_clkm[] = { "pll_a_out0", "unused", "pll_p", 1103 "clk_m" }; 1104static const char *mux_pllpcm_clkm[] = { "pll_p", "pll_c", "pll_m", "clk_m" }; 1105static const char *mux_pllmcp_clkm[] = { "pll_m", "pll_c", "pll_p", "clk_m" }; 1106static const char *spdif_out_parents[] = { "pll_a_out0", "spdif_2x", "pll_p", 1107 "clk_m" }; 1108static const char *mux_pllmcpa[] = { "pll_m", "pll_c", "pll_p", "pll_a_out0" }; 1109static const char *mux_pllpmdacd2_clkm[] = { "pll_p", "pll_m", "pll_d_out0", 1110 "pll_a_out0", "pll_c", 1111 "pll_d2_out0", "clk_m" }; 1112static const char *mux_plld_out0_plld2_out0[] = { "pll_d_out0", 1113 "pll_d2_out0" }; 1114 1115static struct tegra_periph_init_data tegra_periph_clk_list[] = { 1116 TEGRA_INIT_DATA_MUX("spdif_out", spdif_out_parents, CLK_SOURCE_SPDIF_OUT, 10, TEGRA_PERIPH_ON_APB, TEGRA30_CLK_SPDIF_OUT), 1117 TEGRA_INIT_DATA_MUX("d_audio", mux_pllacp_clkm, CLK_SOURCE_D_AUDIO, 106, 0, TEGRA30_CLK_D_AUDIO), 1118 TEGRA_INIT_DATA_MUX("dam0", mux_pllacp_clkm, CLK_SOURCE_DAM0, 108, 0, TEGRA30_CLK_DAM0), 1119 TEGRA_INIT_DATA_MUX("dam1", mux_pllacp_clkm, CLK_SOURCE_DAM1, 109, 0, TEGRA30_CLK_DAM1), 1120 TEGRA_INIT_DATA_MUX("dam2", mux_pllacp_clkm, CLK_SOURCE_DAM2, 110, 0, TEGRA30_CLK_DAM2), 1121 TEGRA_INIT_DATA_INT("3d2", mux_pllmcpa, CLK_SOURCE_3D2, 98, TEGRA_PERIPH_MANUAL_RESET, TEGRA30_CLK_GR3D2), 1122 TEGRA_INIT_DATA_INT("se", mux_pllpcm_clkm, CLK_SOURCE_SE, 127, 0, TEGRA30_CLK_SE), 1123 TEGRA_INIT_DATA_MUX8("hdmi", mux_pllpmdacd2_clkm, CLK_SOURCE_HDMI, 51, 0, TEGRA30_CLK_HDMI), 1124}; 1125 1126static struct tegra_periph_init_data tegra_periph_nodiv_clk_list[] = { 1127 TEGRA_INIT_DATA_NODIV("dsib", mux_plld_out0_plld2_out0, CLK_SOURCE_DSIB, 25, 1, 82, 0, TEGRA30_CLK_DSIB), 1128}; 1129 1130static void __init tegra30_periph_clk_init(void) 1131{ 1132 struct tegra_periph_init_data *data; 1133 struct clk *clk; 1134 int i; 1135 1136 /* dsia */ 1137 clk = tegra_clk_register_periph_gate("dsia", "pll_d_out0", 0, clk_base, 1138 0, 48, periph_clk_enb_refcnt); 1139 clks[TEGRA30_CLK_DSIA] = clk; 1140 1141 /* pcie */ 1142 clk = tegra_clk_register_periph_gate("pcie", "clk_m", 0, clk_base, 0, 1143 70, periph_clk_enb_refcnt); 1144 clks[TEGRA30_CLK_PCIE] = clk; 1145 1146 /* afi */ 1147 clk = tegra_clk_register_periph_gate("afi", "clk_m", 0, clk_base, 0, 72, 1148 periph_clk_enb_refcnt); 1149 clks[TEGRA30_CLK_AFI] = clk; 1150 1151 /* pciex */ 1152 clk = tegra_clk_register_periph_gate("pciex", "pll_e", 0, clk_base, 0, 1153 74, periph_clk_enb_refcnt); 1154 clks[TEGRA30_CLK_PCIEX] = clk; 1155 1156 /* emc */ 1157 clk = clk_register_mux(NULL, "emc_mux", mux_pllmcp_clkm, 1158 ARRAY_SIZE(mux_pllmcp_clkm), 1159 CLK_SET_RATE_NO_REPARENT, 1160 clk_base + CLK_SOURCE_EMC, 1161 30, 2, 0, NULL); 1162 clk = tegra_clk_register_periph_gate("emc", "emc_mux", 0, clk_base, 0, 1163 57, periph_clk_enb_refcnt); 1164 clks[TEGRA30_CLK_EMC] = clk; 1165 1166 /* cml0 */ 1167 clk = clk_register_gate(NULL, "cml0", "pll_e", 0, clk_base + PLLE_AUX, 1168 0, 0, &cml_lock); 1169 clks[TEGRA30_CLK_CML0] = clk; 1170 1171 /* cml1 */ 1172 clk = clk_register_gate(NULL, "cml1", "pll_e", 0, clk_base + PLLE_AUX, 1173 1, 0, &cml_lock); 1174 clks[TEGRA30_CLK_CML1] = clk; 1175 1176 for (i = 0; i < ARRAY_SIZE(tegra_periph_clk_list); i++) { 1177 data = &tegra_periph_clk_list[i]; 1178 clk = tegra_clk_register_periph(data->name, data->p.parent_names, 1179 data->num_parents, &data->periph, 1180 clk_base, data->offset, data->flags); 1181 clks[data->clk_id] = clk; 1182 } 1183 1184 for (i = 0; i < ARRAY_SIZE(tegra_periph_nodiv_clk_list); i++) { 1185 data = &tegra_periph_nodiv_clk_list[i]; 1186 clk = tegra_clk_register_periph_nodiv(data->name, 1187 data->p.parent_names, 1188 data->num_parents, &data->periph, 1189 clk_base, data->offset); 1190 clks[data->clk_id] = clk; 1191 } 1192 1193 tegra_periph_clk_init(clk_base, pmc_base, tegra30_clks, &pll_p_params); 1194} 1195 1196/* Tegra30 CPU clock and reset control functions */ 1197static void tegra30_wait_cpu_in_reset(u32 cpu) 1198{ 1199 unsigned int reg; 1200 1201 do { 1202 reg = readl(clk_base + 1203 TEGRA30_CLK_RST_CONTROLLER_CPU_CMPLX_STATUS); 1204 cpu_relax(); 1205 } while (!(reg & (1 << cpu))); /* check CPU been reset or not */ 1206 1207 return; 1208} 1209 1210static void tegra30_put_cpu_in_reset(u32 cpu) 1211{ 1212 writel(CPU_RESET(cpu), 1213 clk_base + TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET); 1214 dmb(); 1215} 1216 1217static void tegra30_cpu_out_of_reset(u32 cpu) 1218{ 1219 writel(CPU_RESET(cpu), 1220 clk_base + TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR); 1221 wmb(); 1222} 1223 1224 1225static void tegra30_enable_cpu_clock(u32 cpu) 1226{ 1227 unsigned int reg; 1228 1229 writel(CPU_CLOCK(cpu), 1230 clk_base + TEGRA30_CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR); 1231 reg = readl(clk_base + 1232 TEGRA30_CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR); 1233} 1234 1235static void tegra30_disable_cpu_clock(u32 cpu) 1236{ 1237 1238 unsigned int reg; 1239 1240 reg = readl(clk_base + TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX); 1241 writel(reg | CPU_CLOCK(cpu), 1242 clk_base + TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX); 1243} 1244 1245#ifdef CONFIG_PM_SLEEP 1246static bool tegra30_cpu_rail_off_ready(void) 1247{ 1248 unsigned int cpu_rst_status; 1249 int cpu_pwr_status; 1250 1251 cpu_rst_status = readl(clk_base + 1252 TEGRA30_CLK_RST_CONTROLLER_CPU_CMPLX_STATUS); 1253 cpu_pwr_status = tegra_powergate_is_powered(TEGRA_POWERGATE_CPU1) || 1254 tegra_powergate_is_powered(TEGRA_POWERGATE_CPU2) || 1255 tegra_powergate_is_powered(TEGRA_POWERGATE_CPU3); 1256 1257 if (((cpu_rst_status & 0xE) != 0xE) || cpu_pwr_status) 1258 return false; 1259 1260 return true; 1261} 1262 1263static void tegra30_cpu_clock_suspend(void) 1264{ 1265 /* switch coresite to clk_m, save off original source */ 1266 tegra30_cpu_clk_sctx.clk_csite_src = 1267 readl(clk_base + CLK_RESET_SOURCE_CSITE); 1268 writel(3<<30, clk_base + CLK_RESET_SOURCE_CSITE); 1269 1270 tegra30_cpu_clk_sctx.cpu_burst = 1271 readl(clk_base + CLK_RESET_CCLK_BURST); 1272 tegra30_cpu_clk_sctx.pllx_base = 1273 readl(clk_base + CLK_RESET_PLLX_BASE); 1274 tegra30_cpu_clk_sctx.pllx_misc = 1275 readl(clk_base + CLK_RESET_PLLX_MISC); 1276 tegra30_cpu_clk_sctx.cclk_divider = 1277 readl(clk_base + CLK_RESET_CCLK_DIVIDER); 1278} 1279 1280static void tegra30_cpu_clock_resume(void) 1281{ 1282 unsigned int reg, policy; 1283 1284 /* Is CPU complex already running on PLLX? */ 1285 reg = readl(clk_base + CLK_RESET_CCLK_BURST); 1286 policy = (reg >> CLK_RESET_CCLK_BURST_POLICY_SHIFT) & 0xF; 1287 1288 if (policy == CLK_RESET_CCLK_IDLE_POLICY) 1289 reg = (reg >> CLK_RESET_CCLK_IDLE_POLICY_SHIFT) & 0xF; 1290 else if (policy == CLK_RESET_CCLK_RUN_POLICY) 1291 reg = (reg >> CLK_RESET_CCLK_RUN_POLICY_SHIFT) & 0xF; 1292 else 1293 BUG(); 1294 1295 if (reg != CLK_RESET_CCLK_BURST_POLICY_PLLX) { 1296 /* restore PLLX settings if CPU is on different PLL */ 1297 writel(tegra30_cpu_clk_sctx.pllx_misc, 1298 clk_base + CLK_RESET_PLLX_MISC); 1299 writel(tegra30_cpu_clk_sctx.pllx_base, 1300 clk_base + CLK_RESET_PLLX_BASE); 1301 1302 /* wait for PLL stabilization if PLLX was enabled */ 1303 if (tegra30_cpu_clk_sctx.pllx_base & (1 << 30)) 1304 udelay(300); 1305 } 1306 1307 /* 1308 * Restore original burst policy setting for calls resulting from CPU 1309 * LP2 in idle or system suspend. 1310 */ 1311 writel(tegra30_cpu_clk_sctx.cclk_divider, 1312 clk_base + CLK_RESET_CCLK_DIVIDER); 1313 writel(tegra30_cpu_clk_sctx.cpu_burst, 1314 clk_base + CLK_RESET_CCLK_BURST); 1315 1316 writel(tegra30_cpu_clk_sctx.clk_csite_src, 1317 clk_base + CLK_RESET_SOURCE_CSITE); 1318} 1319#endif 1320 1321static struct tegra_cpu_car_ops tegra30_cpu_car_ops = { 1322 .wait_for_reset = tegra30_wait_cpu_in_reset, 1323 .put_in_reset = tegra30_put_cpu_in_reset, 1324 .out_of_reset = tegra30_cpu_out_of_reset, 1325 .enable_clock = tegra30_enable_cpu_clock, 1326 .disable_clock = tegra30_disable_cpu_clock, 1327#ifdef CONFIG_PM_SLEEP 1328 .rail_off_ready = tegra30_cpu_rail_off_ready, 1329 .suspend = tegra30_cpu_clock_suspend, 1330 .resume = tegra30_cpu_clock_resume, 1331#endif 1332}; 1333 1334static struct tegra_clk_init_table init_table[] __initdata = { 1335 {TEGRA30_CLK_UARTA, TEGRA30_CLK_PLL_P, 408000000, 0}, 1336 {TEGRA30_CLK_UARTB, TEGRA30_CLK_PLL_P, 408000000, 0}, 1337 {TEGRA30_CLK_UARTC, TEGRA30_CLK_PLL_P, 408000000, 0}, 1338 {TEGRA30_CLK_UARTD, TEGRA30_CLK_PLL_P, 408000000, 0}, 1339 {TEGRA30_CLK_UARTE, TEGRA30_CLK_PLL_P, 408000000, 0}, 1340 {TEGRA30_CLK_PLL_A, TEGRA30_CLK_CLK_MAX, 564480000, 1}, 1341 {TEGRA30_CLK_PLL_A_OUT0, TEGRA30_CLK_CLK_MAX, 11289600, 1}, 1342 {TEGRA30_CLK_EXTERN1, TEGRA30_CLK_PLL_A_OUT0, 0, 1}, 1343 {TEGRA30_CLK_CLK_OUT_1_MUX, TEGRA30_CLK_EXTERN1, 0, 0}, 1344 {TEGRA30_CLK_CLK_OUT_1, TEGRA30_CLK_CLK_MAX, 0, 1}, 1345 {TEGRA30_CLK_BLINK, TEGRA30_CLK_CLK_MAX, 0, 1}, 1346 {TEGRA30_CLK_I2S0, TEGRA30_CLK_PLL_A_OUT0, 11289600, 0}, 1347 {TEGRA30_CLK_I2S1, TEGRA30_CLK_PLL_A_OUT0, 11289600, 0}, 1348 {TEGRA30_CLK_I2S2, TEGRA30_CLK_PLL_A_OUT0, 11289600, 0}, 1349 {TEGRA30_CLK_I2S3, TEGRA30_CLK_PLL_A_OUT0, 11289600, 0}, 1350 {TEGRA30_CLK_I2S4, TEGRA30_CLK_PLL_A_OUT0, 11289600, 0}, 1351 {TEGRA30_CLK_SDMMC1, TEGRA30_CLK_PLL_P, 48000000, 0}, 1352 {TEGRA30_CLK_SDMMC2, TEGRA30_CLK_PLL_P, 48000000, 0}, 1353 {TEGRA30_CLK_SDMMC3, TEGRA30_CLK_PLL_P, 48000000, 0}, 1354 {TEGRA30_CLK_PLL_M, TEGRA30_CLK_CLK_MAX, 0, 1}, 1355 {TEGRA30_CLK_PCLK, TEGRA30_CLK_CLK_MAX, 0, 1}, 1356 {TEGRA30_CLK_CSITE, TEGRA30_CLK_CLK_MAX, 0, 1}, 1357 {TEGRA30_CLK_EMC, TEGRA30_CLK_CLK_MAX, 0, 1}, 1358 {TEGRA30_CLK_MSELECT, TEGRA30_CLK_CLK_MAX, 0, 1}, 1359 {TEGRA30_CLK_SBC1, TEGRA30_CLK_PLL_P, 100000000, 0}, 1360 {TEGRA30_CLK_SBC2, TEGRA30_CLK_PLL_P, 100000000, 0}, 1361 {TEGRA30_CLK_SBC3, TEGRA30_CLK_PLL_P, 100000000, 0}, 1362 {TEGRA30_CLK_SBC4, TEGRA30_CLK_PLL_P, 100000000, 0}, 1363 {TEGRA30_CLK_SBC5, TEGRA30_CLK_PLL_P, 100000000, 0}, 1364 {TEGRA30_CLK_SBC6, TEGRA30_CLK_PLL_P, 100000000, 0}, 1365 {TEGRA30_CLK_HOST1X, TEGRA30_CLK_PLL_C, 150000000, 0}, 1366 {TEGRA30_CLK_DISP1, TEGRA30_CLK_PLL_P, 600000000, 0}, 1367 {TEGRA30_CLK_DISP2, TEGRA30_CLK_PLL_P, 600000000, 0}, 1368 {TEGRA30_CLK_TWD, TEGRA30_CLK_CLK_MAX, 0, 1}, 1369 {TEGRA30_CLK_GR2D, TEGRA30_CLK_PLL_C, 300000000, 0}, 1370 {TEGRA30_CLK_GR3D, TEGRA30_CLK_PLL_C, 300000000, 0}, 1371 {TEGRA30_CLK_CLK_MAX, TEGRA30_CLK_CLK_MAX, 0, 0}, /* This MUST be the last entry. */ 1372}; 1373 1374static void __init tegra30_clock_apply_init_table(void) 1375{ 1376 tegra_init_from_table(init_table, clks, TEGRA30_CLK_CLK_MAX); 1377} 1378 1379/* 1380 * Some clocks may be used by different drivers depending on the board 1381 * configuration. List those here to register them twice in the clock lookup 1382 * table under two names. 1383 */ 1384static struct tegra_clk_duplicate tegra_clk_duplicates[] = { 1385 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_USBD, "utmip-pad", NULL), 1386 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_USBD, "tegra-ehci.0", NULL), 1387 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_USBD, "tegra-otg", NULL), 1388 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_BSEV, "tegra-avp", "bsev"), 1389 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_BSEV, "nvavp", "bsev"), 1390 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_VDE, "tegra-aes", "vde"), 1391 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_BSEA, "tegra-aes", "bsea"), 1392 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_BSEA, "nvavp", "bsea"), 1393 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_CML1, "tegra_sata_cml", NULL), 1394 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_CML0, "tegra_pcie", "cml"), 1395 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_PCIEX, "tegra_pcie", "pciex"), 1396 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_VCP, "nvavp", "vcp"), 1397 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_CLK_MAX, NULL, NULL), /* MUST be the last entry */ 1398}; 1399 1400static const struct of_device_id pmc_match[] __initconst = { 1401 { .compatible = "nvidia,tegra30-pmc" }, 1402 {}, 1403}; 1404 1405static void __init tegra30_clock_init(struct device_node *np) 1406{ 1407 struct device_node *node; 1408 1409 clk_base = of_iomap(np, 0); 1410 if (!clk_base) { 1411 pr_err("ioremap tegra30 CAR failed\n"); 1412 return; 1413 } 1414 1415 node = of_find_matching_node(NULL, pmc_match); 1416 if (!node) { 1417 pr_err("Failed to find pmc node\n"); 1418 BUG(); 1419 } 1420 1421 pmc_base = of_iomap(node, 0); 1422 if (!pmc_base) { 1423 pr_err("Can't map pmc registers\n"); 1424 BUG(); 1425 } 1426 1427 clks = tegra_clk_init(TEGRA30_CLK_CLK_MAX, TEGRA30_CLK_PERIPH_BANKS); 1428 if (!clks) 1429 return; 1430 1431 if (tegra_osc_clk_init(clk_base, tegra30_clks, tegra30_input_freq, 1432 ARRAY_SIZE(tegra30_input_freq), &input_freq, NULL) < 0) 1433 return; 1434 1435 1436 tegra_fixed_clk_init(tegra30_clks); 1437 tegra30_pll_init(); 1438 tegra30_super_clk_init(); 1439 tegra30_periph_clk_init(); 1440 tegra_audio_clk_init(clk_base, pmc_base, tegra30_clks, &pll_a_params); 1441 tegra_pmc_clk_init(pmc_base, tegra30_clks); 1442 1443 tegra_init_dup_clks(tegra_clk_duplicates, clks, TEGRA30_CLK_CLK_MAX); 1444 1445 tegra_add_of_provider(np); 1446 tegra_register_devclks(devclks, ARRAY_SIZE(devclks)); 1447 1448 tegra_clk_apply_init_table = tegra30_clock_apply_init_table; 1449 1450 tegra_cpu_car_ops = &tegra30_cpu_car_ops; 1451} 1452CLK_OF_DECLARE(tegra30, "nvidia,tegra30-car", tegra30_clock_init); 1453