Searched defs:cr1 (Results 1 - 6 of 6) sorted by relevance
/drivers/input/touchscreen/ |
H A D | mc13783_ts.c | 74 int cr0, cr1; local 87 cr1 = (priv->sample[3] >> 12) & 0xfff; 91 x0, x1, x2, y0, y1, y2, cr0, cr1); 96 cr0 = (cr0 + cr1) / 2;
|
/drivers/spi/ |
H A D | spi-sh.c | 92 unsigned long cr1; member in struct:spi_sh_data 194 ss->cr1 &= ~SPI_SH_TBE; 197 ss->cr1 & SPI_SH_TBE, 199 if (ret == 0 && !(ss->cr1 & SPI_SH_TBE)) { 212 ss->cr1 &= ~SPI_SH_TBE; 215 ss->cr1 & SPI_SH_TBE, 217 if (ret == 0 && (ss->cr1 & SPI_SH_TBE)) { 251 ss->cr1 &= ~SPI_SH_RBF; 254 ss->cr1 & SPI_SH_RBF, 406 unsigned long cr1; local [all...] |
H A D | spi-pxa2xx.c | 155 u32 cr1; member in struct:chip_data 943 u32 cr1; local 1140 cr1 = chip->cr1 | dma_thresh | drv_data->dma_cr1; 1149 cr1 = chip->cr1 | chip->threshold | drv_data->int_cr1; 1156 (cr1 & SSCR1_CHANGE_MASK)) { 1163 write_SSCR1(cr1 & SSCR1_CHANGE_MASK, reg); 1176 write_SSCR1(cr1, reg); 1342 chip->cr1 [all...] |
H A D | spi-pl022.c | 404 * @cr1: Value of control register CR1 of SSP 419 u16 cr1; member in struct:chip_data 546 writew(chip->cr1, SSP_CR1(pl022->virtbase)); 2019 chip->cr1 = 0; 2047 SSP_WRITE_BITS(chip->cr1, chip_info->clkdelay, 2057 SSP_WRITE_BITS(chip->cr1, chip_info->wait_state, 2070 SSP_WRITE_BITS(chip->cr1, tmp, SSP_CR1_MASK_RENDN_ST, 4); 2071 SSP_WRITE_BITS(chip->cr1, etx, SSP_CR1_MASK_TENDN_ST, 5); 2072 SSP_WRITE_BITS(chip->cr1, chip_info->rx_lev_trig, 2074 SSP_WRITE_BITS(chip->cr1, chip_inf [all...] |
/drivers/parport/ |
H A D | parport_pc.c | 1234 int cr1, cr4, cra, cr23, cr26, cr27; local 1246 cr1 = inb(io + 1); 1263 cr1, cr4, cra, cr23, cr26, cr27); 1276 (cr1 & 4) ? "yes" : "no"); 1279 (cr1 & 0x08) ? "Standard mode only (SPP)"
|
/drivers/telephony/ |
H A D | ixj.h | 585 BYTE RM:1; /* cr1[0:0] */ 587 BYTE RMR:1; /* cr1[1:1] */ 589 BYTE No_auto:1; /* cr1[2:2] */ 591 BYTE Pulse:1; /* cr1[3:3] */ 593 BYTE P_Tone1:1; /* cr1[4:4] */ 595 BYTE P_Tone2:1; /* cr1[5:5] */ 597 BYTE E_Tone1:1; /* cr1[6:6] */ 599 BYTE E_Tone2:1; /* cr1[7:7] */ 602 } cr1; member in struct:_DAA_REGS::_SOP_REGS::_SOP
|
Completed in 250 milliseconds