Searched refs:AR_CH0_DDR_DPLL3 (Results 1 - 2 of 2) sorted by relevance
| /drivers/net/wireless/ath/ath9k/ | ||
| H A D | reg.h | 1188 #define AR_CH0_DDR_DPLL3 0x16248 macro |
| H A D | hw.c | 788 REG_RMW_FIELD(ah, AR_CH0_DDR_DPLL3, |
Completed in 97 milliseconds