Searched refs:INTR_MASK (Results 1 - 15 of 15) sorted by relevance
/drivers/block/ |
H A D | smart1,2.h | 128 writel(val, h->vaddr + INTR_MASK); 164 outl(val, h->io_mem_addr + INTR_MASK);
|
H A D | ida_cmd.h | 41 #define INTR_MASK 0x0C macro
|
/drivers/net/ethernet/chelsio/cxgb3/ |
H A D | vsc8211.c | 71 #define INTR_MASK (CFG_CHG_INTR_MASK | VSC_INTR_TX_FIFO | VSC_INTR_RX_FIFO | \ macro 100 INTR_MASK); 331 cause &= INTR_MASK;
|
/drivers/net/ethernet/qlogic/qlge/ |
H A D | qlge_mpi.c | 227 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); 294 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); 540 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); 606 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16) | INTR_MASK_PI); 1243 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); 1257 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16) | INTR_MASK_PI);
|
H A D | qlge_main.c | 2477 (ql_read32(qdev, INTR_MASK) & INTR_MASK_PI)) { 2485 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); 3738 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16) | INTR_MASK_PI);
|
H A D | qlge.h | 269 * Interrupt Mask Register (INTR_MASK) bit definitions. 810 INTR_MASK = 0x38, enumerator in enum:__anon2786
|
H A D | qlge_dbg.c | 1497 DUMP_REG(qdev, INTR_MASK);
|
/drivers/usb/host/ |
H A D | ehci-au1xxx.c | 207 int mask = INTR_MASK;
|
H A D | ehci-s5p.c | 244 int mask = INTR_MASK;
|
H A D | ehci-pci.c | 417 int mask = INTR_MASK;
|
H A D | oxu210hp.h | 119 #define INTR_MASK (STS_IAA | STS_FATAL | STS_PCD | STS_ERR | STS_INT) macro
|
H A D | ehci-hcd.c | 124 #define INTR_MASK (STS_IAA | STS_FATAL | STS_PCD | STS_ERR | STS_INT) macro 800 ehci_writel(ehci, INTR_MASK, 861 masked_status = status & INTR_MASK;
|
H A D | ehci-hub.c | 320 mask = INTR_MASK; 455 ehci_writel(ehci, INTR_MASK, &ehci->regs->intr_enable);
|
H A D | oxu210hp-hcd.c | 2455 status &= INTR_MASK; 2759 writel(INTR_MASK, &oxu->regs->intr_enable); /* Turn On Interrupts */ 3510 mask = INTR_MASK; 3597 writel(INTR_MASK, &oxu->regs->intr_enable);
|
/drivers/input/keyboard/ |
H A D | spear-keyboard.c | 32 #define INTR_MASK 0x54 macro
|
Completed in 512 milliseconds