Searched defs:REG_PLL_CLK_SPEED (Results 1 - 1 of 1) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb/
H A Dvsc7326_reg.h25 #define REG_PLL_CLK_SPEED CRA(0x7,0xf,0x19) /* Clock Speed Selection */ macro

Completed in 31 milliseconds