Searched defs:ZS_CLOCK (Results 1 - 4 of 4) sorted by relevance

/drivers/tty/serial/
H A Dip22zilog.c59 #define ZS_CLOCK 3672000 /* Zilog input clock rate. */ macro
888 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1113 up[(chip * 2) + 0].port.uartclk = ZS_CLOCK;
1124 up[(chip * 2) + 1].port.uartclk = ZS_CLOCK;
1145 brg = BPS_TO_BRG(9600, ZS_CLOCK / ZS_CLOCK_DIVISOR);
H A Dsunzilog.c67 #define ZS_CLOCK 4915200 /* Zilog input clock rate. */ macro
291 brg = BPS_TO_BRG(new_baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
954 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1251 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1298 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1377 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1439 up[0].port.uartclk = ZS_CLOCK;
1456 up[1].port.uartclk = ZS_CLOCK;
H A Dzs.c99 #define ZS_CLOCK 7372800 /* Z85C30 PCLK input clock rate. */ macro
1108 uport->uartclk = ZS_CLOCK;
H A Dpmac_zilog.h119 #define ZS_CLOCK 3686400 /* Z8530 RTxC input clock rate */ macro

Completed in 51 milliseconds