Searched defs:control_1 (Results 1 - 2 of 2) sorted by relevance

/drivers/staging/comedi/drivers/
H A Dme_daq.c303 unsigned short control_1; /* Mirror of CONTROL_1 register */ member in struct:me_private_data
416 dev_private->control_1 &= 0xFFFC;
417 writew(dev_private->control_1, dev_private->me_regbase + ME_CONTROL_1);
442 dev_private->control_1 |= SOFTWARE_TRIGGERED_ADC;
443 writew(dev_private->control_1, dev_private->me_regbase + ME_CONTROL_1);
465 dev_private->control_1 &= 0xFFFC;
466 writew(dev_private->control_1, dev_private->me_regbase + ME_CONTROL_1);
485 dev_private->control_1 &= 0xFFFC;
486 writew(dev_private->control_1, dev_private->me_regbase + ME_CONTROL_1);
666 dev_private->control_1
[all...]
/drivers/net/ethernet/neterion/vxge/
H A Dvxge-config.h1210 * @control_1: Bits 0 to 4 - Reserved.
1279 u64 control_1; member in struct:vxge_hw_fifo_txd
1369 * @control_1:Bits 0 to 1 - Reserved
1423 u64 control_1; member in struct:vxge_hw_ring_rxd_1
1521 rxdp->control_1 &= ~VXGE_HW_RING_RXD_1_BUFFER0_SIZE_MASK;
1522 rxdp->control_1 |= VXGE_HW_RING_RXD_1_BUFFER0_SIZE(size);
1548 (u32)VXGE_HW_RING_RXD_1_BUFFER0_SIZE_GET(rxdp->control_1);
1590 (u32)VXGE_HW_RING_RXD_VLAN_TAG_GET(rxdp->control_1);
1600 (u32)VXGE_HW_RING_RXD_1_RTH_HASH_VAL_GET(rxdp->control_1);
1637 txdp->control_1 |
[all...]

Completed in 185 milliseconds