Searched defs:iwr0 (Results 1 - 3 of 3) sorted by relevance
| /arch/blackfin/include/mach-common/ |
| H A D | pll.h | 17 bfin_iwr_restore(unsigned long iwr0, unsigned long iwr1, unsigned long iwr2) argument
20 bfin_write_SIC_IWR(iwr0);
22 bfin_write_SIC_IWR0(iwr0);
36 unsigned long *iwr0, unsigned long *iwr1, unsigned long *iwr2)
39 *iwr0 = bfin_read_SIC_IWR();
41 *iwr0 = bfin_read_SIC_IWR0();
55 unsigned long flags, iwr0, iwr1, iwr2; local
62 bfin_iwr_save(IWR_ENABLE(0), 0, 0, &iwr0, &iwr1, &iwr2);
68 bfin_iwr_restore(iwr0, iwr1, iwr2);
35 bfin_iwr_save(unsigned long niwr0, unsigned long niwr1, unsigned long niwr2, unsigned long *iwr0, unsigned long *iwr1, unsigned long *iwr2) argument
|
| /arch/blackfin/mach-bf561/include/mach/ |
| H A D | pll.h | 22 bfin_iwr_restore(unsigned long iwr0, unsigned long iwr1, unsigned long iwr2) argument
26 bfin_write32(SIC_IWR0 + SICA_SICB_OFF, iwr0);
33 unsigned long *iwr0, unsigned long *iwr1, unsigned long *iwr2)
37 *iwr0 = bfin_read32(SIC_IWR0 + SICA_SICB_OFF);
44 bfin_iwr_set_sup0(unsigned long *iwr0, unsigned long *iwr1, unsigned long *iwr2) argument
47 IWR_ENABLE(SUPPLE_1_WAKEUP), 0, iwr0, iwr1, iwr2);
32 bfin_iwr_save(unsigned long niwr0, unsigned long niwr1, unsigned long niwr2, unsigned long *iwr0, unsigned long *iwr1, unsigned long *iwr2) argument
|
| /arch/blackfin/mach-common/ |
| H A D | dpmc.c | 65 unsigned long iwr0, iwr1, iwr2; local
69 bfin_iwr_set_sup0(&iwr0, &iwr1, &iwr2);
74 bfin_iwr_restore(iwr0, iwr1, iwr2);
|
Completed in 102 milliseconds