Searched defs:rFPGA0_TxGainStage (Results 1 - 4 of 4) sorted by relevance

/drivers/staging/rtl8192e/rtl8192e/
H A Dr8192E_phyreg.h62 #define rFPGA0_TxGainStage 0x80c macro
H A Dr819xE_phyreg.h47 #define rFPGA0_TxGainStage 0x80c macro
/drivers/staging/rtl8192u/
H A Dr819xU_phyreg.h41 #define rFPGA0_TxGainStage 0x80c macro
/drivers/staging/rtl8712/
H A Drtl871x_mp_phy_regdef.h88 #define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ macro
432 #define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */

Completed in 50 milliseconds