Searched refs:MSTP026 (Results 1 - 6 of 6) sorted by relevance

/arch/arm/mach-shmobile/
H A Dclock-r8a7779.c89 enum { MSTP026, MSTP025, MSTP024, MSTP023, MSTP022, MSTP021, enumerator in enum:__anon322
94 [MSTP026] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 26, 0), /* SCIF0 */
146 CLKDEV_DEV_ID("sh-sci.0", &mstp_clks[MSTP026]), /* SCIF0 */
/arch/sh/kernel/cpu/sh4a/
H A Dclock-shx3.c79 enum { MSTP027, MSTP026, MSTP025, MSTP024, enumerator in enum:__anon2703
87 [MSTP026] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 26, 0),
118 CLKDEV_ICK_ID("sci_fck", "sh-sci.2", &mstp_clks[MSTP026]),
H A Dclock-sh7785.c86 enum { MSTP029, MSTP028, MSTP027, MSTP026, MSTP025, MSTP024, enumerator in enum:__anon2699
97 [MSTP026] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 26, 0),
138 CLKDEV_ICK_ID("sci_fck", "sh-sci.2", &mstp_clks[MSTP026]),
H A Dclock-sh7786.c85 enum { MSTP029, MSTP028, MSTP027, MSTP026, MSTP025, MSTP024, enumerator in enum:__anon2701
98 [MSTP026] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 26, 0),
145 CLKDEV_ICK_ID("sci_fck", "sh-sci.2", &mstp_clks[MSTP026]),
H A Dclock-sh7343.c140 enum { MSTP031, MSTP030, MSTP029, MSTP028, MSTP026, enumerator in enum:__anon2682
155 [MSTP026] = MSTP(&div4_clks[DIV4_B], MSTPCR0, 26, CLK_ENABLE_ON_INIT),
222 CLKDEV_CON_ID("xymem0", &mstp_clks[MSTP026]),
H A Dclock-sh7366.c143 enum { MSTP031, MSTP030, MSTP029, MSTP028, MSTP026, enumerator in enum:__anon2685
158 [MSTP026] = MSTP(&div4_clks[DIV4_B], MSTPCR0, 26, CLK_ENABLE_ON_INIT),
220 CLKDEV_CON_ID("xymem0", &mstp_clks[MSTP026]),

Completed in 150 milliseconds