Searched refs:MYPF_REG (Results 1 - 4 of 4) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb4/
H A Dsge.c458 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL), DBPRIO |
770 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL),
1793 t4_write_reg(q->adap, MYPF_REG(SGE_PF_GTS), CIDXINC(work_done) |
1836 t4_write_reg(adap, MYPF_REG(SGE_PF_GTS), CIDXINC(credits) |
1864 t4_write_reg(adap, MYPF_REG(PCIE_PF_CLI), 0);
H A Dcxgb4_main.c514 u32 v = t4_read_reg(adap, MYPF_REG(PL_PF_INT_CAUSE));
517 t4_write_reg(adap, MYPF_REG(PL_PF_INT_CAUSE), v);
707 t4_write_reg(adap, MYPF_REG(SGE_PF_GTS),
2479 lli.gts_reg = adap->regs + MYPF_REG(SGE_PF_GTS);
2480 lli.db_reg = adap->regs + MYPF_REG(SGE_PF_KDOORBELL);
H A Dt4_regs.h39 #define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr)) macro
H A Dt4_hw.c1517 t4_write_reg(adapter, MYPF_REG(PL_PF_INT_ENABLE), PF_INTR_MASK);
1533 t4_write_reg(adapter, MYPF_REG(PL_PF_INT_ENABLE), 0);

Completed in 58 milliseconds