Searched refs:PBL_BOUND_ERR_CH2 (Results 1 - 2 of 2) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb4/
H A Dt4_regs.h474 #define PBL_BOUND_ERR_CH2 0x40000000U macro
H A Dt4_hw.c1130 { PBL_BOUND_ERR_CH2, "ULPTX channel 2 PBL out of bounds", -1,

Completed in 61 milliseconds