Searched refs:SGE_TIMER_VALUE_4_AND_5 (Results 1 - 3 of 3) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb4/
H A Dt4_regs.h187 #define SGE_TIMER_VALUE_4_AND_5 0x10c0 macro
H A Dsge.c2436 t4_write_reg(adap, SGE_TIMER_VALUE_4_AND_5,
/drivers/net/ethernet/chelsio/cxgb4vf/
H A Dt4vf_hw.c458 FW_PARAMS_PARAM_XYZ(SGE_TIMER_VALUE_4_AND_5));

Completed in 59 milliseconds