Searched refs:SSTAT1 (Results 1 - 14 of 14) sorted by relevance
/drivers/scsi/aic7xxx_old/ |
H A D | aic7xxx.seq | 308 test SSTAT1,REQINIT|BUSFREE jz .; 309 test SSTAT1, BUSFREE jnz poll_for_work; 431 test SSTAT1, PHASEMIS jnz u2_phasemis; 513 test SSTAT1, REQINIT jz .; 514 test SSTAT1,PHASEMIS jz data_phase_loop; 526 test SSTAT1, PHASEMIS jnz u2_phasemis; 529 test SSTAT1, REQINIT jz .; 530 test SSTAT1, PHASEMIS jz data_phase_loop; 581 test SSTAT1, PHASEMIS jz .; 668 test SSTAT1,PHASEMI [all...] |
H A D | aic7xxx_reg.h | 103 #define SSTAT1 0x0c macro
|
H A D | aic7xxx.reg | 270 * Writing a 1 to a bit clears the associated SCSI Interrupt in SSTAT1. 287 register SSTAT1 {
|
/drivers/scsi/aic7xxx/ |
H A D | aic7xxx.seq | 683 test SSTAT1,REQINIT|BUSFREE jz .; 684 test SSTAT1, BUSFREE jnz poll_for_work; 896 test SSTAT1,PHASEMIS jz .; 927 test SSTAT1,PHASEMIS jz ultra2_dma_loop; 1115 test SSTAT1,PHASEMIS jz dma_loop; /* ie. underrun */ 1266 test SSTAT1, REQINIT jz .; 1268 test SSTAT1,PHASEMIS jz data_phase_loop; 1349 test SSTAT1, REQINIT jnz .; 1443 test SSTAT1, PHASEMIS jz . - 1; 1984 test SSTAT1, REQINI [all...] |
H A D | aic79xx.seq | 920 test SSTAT1, PHASEMIS jnz p_command_xfer_failed; 1327 test SSTAT1,REQINIT|BUSFREE jz .; 1337 test SSTAT1, BUSFREE jnz idle_loop; 1414 test SSTAT1, SCSIPERR jnz phase_lock; 1441 test SSTAT1, SCSIPERR jnz inb_next_wait; 1741 test SSTAT1, REQINIT jz .; 1758 test SSTAT1, REQINIT jnz .; 1893 test SSTAT1, REQINIT jz snapshot_wait_data_valid;
|
H A D | aic7xxx.reg | 316 * Writing a 1 to a bit clears the associated SCSI Interrupt in SSTAT1. 334 register SSTAT1 {
|
H A D | aic7xxx_reg.h_shipped | 54 ahc_print_register(NULL, 0, "SSTAT1", 0x0c, regvalue, cur_col, wrap) 290 #define SSTAT1 0x0c
|
H A D | aic7xxx_core.c | 1322 && (ahc_inb(ahc, SSTAT1) & SCSIPERR) != 0) { 1555 status = ahc_inb(ahc, SSTAT1) & (SELTO|SCSIRSTI|BUSFREE|SCSIPERR); 1560 status = ahc_inb(ahc, SSTAT1) 1643 if ((ahc_inb(ahc, SSTAT1) & SCSIPERR) != 0 7218 ahc_sstat1_print(ahc_inb(ahc, SSTAT1), &cur_col, 50);
|
H A D | aic79xx.reg | 1968 register SSTAT1 { 1984 * Writing a 1 to a bit clears the associated SCSI Interrupt in SSTAT1.
|
H A D | aic79xx_core.c | 2354 && (ahd_inb(ahd, SSTAT1) & SELTO) == 0) 2407 status = ahd_inb(ahd, SSTAT1) & (SELTO|SCSIRSTI|BUSFREE|SCSIPERR); 9789 ahd_sstat1_print(ahd_inb(ahd, SSTAT1), &cur_col, 50);
|
H A D | aic79xx_reg.h_shipped | 320 ahd_print_register(NULL, 0, "SSTAT1", 0x4c, regvalue, cur_col, wrap) 1643 #define SSTAT1 0x4c
|
/drivers/scsi/ |
H A D | aha152x.c | 892 SETPORT(SSTAT1, 0xef); 952 SETPORT(SSTAT1, SELTO); 1312 SETPORT(SSTAT1, 0xef); 1503 SETPORT(SSTAT1, CLRBUSFREE); 1648 SETPORT(SSTAT1, SELTO); 1674 SETPORT(SSTAT1, CLRBUSFREE); 1675 SETPORT(SSTAT1, CLRPHASECHG); 1712 SETPORT(SSTAT1, CLRSELTIMO); 1751 SETPORT(SSTAT1, CLRBUSFREE); 1752 SETPORT(SSTAT1, CLRPHASECH [all...] |
H A D | aha152x.h | 28 #define SSTAT1 (HOSTIOPORT0+0x0c) /* SCSI interrupt status 1 */ macro
|
H A D | aic7xxx_old.c | 3137 printk(INFO_LEAD "SSTAT0 0x%x, SSTAT1 0x%x, SSTAT2 0x%x\n", 3139 aic_inb(p, SSTAT1), aic_inb(p, SSTAT2)); 4799 printk(INFO_LEAD "SCSISIGI 0x%x, SEQADDR 0x%x, SSTAT0 0x%x, SSTAT1 " 4803 aic_inb(p, SSTAT0), aic_inb(p, SSTAT1)); 4819 printk(INFO_LEAD "SCSISIGI 0x%x, SEQADDR 0x%x, SSTAT0 0x%x, SSTAT1 " 4823 aic_inb(p, SSTAT0), aic_inb(p, SSTAT1)); 5651 status = aic_inb(p, SSTAT1); 5825 "SSTAT1 = 0x%x\n", aic_inb(p, SCSISEQ), 5827 aic_inb(p, SSTAT0), aic_inb(p, SSTAT1)); 6055 printk(INFO_LEAD "Handling REQINIT, SSTAT1 [all...] |
Completed in 127 milliseconds