Searched refs:temp_ctl (Results 1 - 2 of 2) sorted by relevance

/drivers/staging/vme/bridges/
H A Dvme_tsi148.c557 unsigned int temp_ctl = 0; local
625 temp_ctl = ioread32be(bridge->base + TSI148_LCSR_IT[i] +
627 temp_ctl &= ~TSI148_LCSR_ITAT_EN;
628 iowrite32be(temp_ctl, bridge->base + TSI148_LCSR_IT[i] +
646 temp_ctl &= ~TSI148_LCSR_ITAT_2eSSTM_M;
649 temp_ctl |= TSI148_LCSR_ITAT_2eSSTM_160;
652 temp_ctl |= TSI148_LCSR_ITAT_2eSSTM_267;
655 temp_ctl |= TSI148_LCSR_ITAT_2eSSTM_320;
660 temp_ctl &= ~(0x1F << 7);
662 temp_ctl |
901 unsigned int temp_ctl = 0; local
[all...]
H A Dvme_ca91cx42.c344 unsigned int temp_ctl = 0; local
410 temp_ctl = ioread32(bridge->base + CA91CX42_VSI_CTL[i]);
411 temp_ctl &= ~CA91CX42_VSI_CTL_EN;
412 iowrite32(temp_ctl, bridge->base + CA91CX42_VSI_CTL[i]);
420 temp_ctl &= ~CA91CX42_VSI_CTL_VAS_M;
421 temp_ctl |= addr;
424 temp_ctl &= ~(CA91CX42_VSI_CTL_PGM_M | CA91CX42_VSI_CTL_SUPER_M);
426 temp_ctl |= CA91CX42_VSI_CTL_SUPER_SUPR;
428 temp_ctl |= CA91CX42_VSI_CTL_SUPER_NPRIV;
430 temp_ctl |
603 unsigned int temp_ctl = 0; local
[all...]

Completed in 346 milliseconds