Searched refs:R7 (Results 1 - 14 of 14) sorted by relevance
/drivers/media/video/ |
H A D | wm8739.c | 50 R5 = 5, R6, R7, R8, R9, R15 = 15, enumerator in enum:__anon1682 257 wm8739_write(sd, R7, 0x049);
|
H A D | wm8775.c | 49 R7 = 7, R11 = 11, enumerator in enum:__anon1684 273 wm8775_write(sd, R7, 0x000);
|
/drivers/net/hamradio/ |
H A D | z8530.h | 13 #define R7 7 macro
|
H A D | dmascc.c | 772 write_scc(priv, R7, FLAG); 778 write_scc(priv, R7, AUTOEOM); 805 write_scc(priv, R7, AUTOEOM | TXFIFOE); 807 write_scc(priv, R7, AUTOEOM); 809 write_scc(priv, R7, AUTOEOM | RXFIFOH);
|
H A D | scc.c | 804 wr(scc,R7,FLAG); /* SDLC flag value */ 859 or(scc,R15,SHDLCE|FIFOE); /* enable FIFO, SDLC/HDLC Enhancements (From now R7 is R7') */ 860 wr(scc,R7,AUTOEOM); 1409 wr(scc, R7, FLAG); 1436 wr(scc, R7, pattern);
|
/drivers/tty/serial/ |
H A D | zs.h | 66 #define R7 7 macro
|
H A D | ip22zilog.h | 45 #define R7 7 macro
|
H A D | sunzilog.h | 17 #define R7p 16 /* Written as R7 with P15 bit 0 set */ 37 #define R7 7 macro
|
H A D | pmac_zilog.h | 133 #define R7 7 macro
|
H A D | sunzilog.c | 214 write_zsreg(channel, R7, regs[R7]); 240 write_zsreg(channel, R7, regs[R7p]); 1356 up->curregs[R7] = 0x7E; /* SDLC Flag */ 1372 up->curregs[R7] = 0x7E; /* SDLC Flag */
|
H A D | ip22zilog.c | 195 write_zsreg(channel, R7, regs[R7]);
|
H A D | pmac_zilog.c | 159 /* now set R7 "prime" on ESCC */ 161 write_zsreg(uap, R7, regs[R7P]); 163 /* make sure we use R7 "non-prime" on ESCC */ 168 write_zsreg(uap, R7, regs[R7]);
|
/drivers/net/wan/ |
H A D | z85230.h | 32 #define R7 7 macro
|
H A D | z85230.c | 512 read_zsreg(chan, R7); 1290 * The code assumes R7' and friends are
|
Completed in 1350 milliseconds