Searched defs:SET_REGISTER_WIDE (Results 1 - 11 of 11) sorted by relevance

/dalvik/vm/mterp/c/
H A Dheader.c253 # define SET_REGISTER_WIDE(_idx, _val) \ macro
276 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
/dalvik/vm/mterp/out/
H A DInterpC-allstubs.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
901 SET_REGISTER_WIDE(vdst, \
931 SET_REGISTER_WIDE(vdst, result); \
933 SET_REGISTER_WIDE(vdst, \
943 SET_REGISTER_WIDE(vdst, \
1241 SET_REGISTER_WIDE(vdst, GET_REGISTER_WIDE(vsrc1));
1251 SET_REGISTER_WIDE(vds
[all...]
H A DInterpC-armv4t.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
901 SET_REGISTER_WIDE(vdst, \
931 SET_REGISTER_WIDE(vdst, result); \
933 SET_REGISTER_WIDE(vdst, \
943 SET_REGISTER_WIDE(vdst, \
H A DInterpC-armv5te-vfp.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
901 SET_REGISTER_WIDE(vdst, \
931 SET_REGISTER_WIDE(vdst, result); \
933 SET_REGISTER_WIDE(vdst, \
943 SET_REGISTER_WIDE(vdst, \
H A DInterpC-armv5te.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
901 SET_REGISTER_WIDE(vdst, \
931 SET_REGISTER_WIDE(vdst, result); \
933 SET_REGISTER_WIDE(vdst, \
943 SET_REGISTER_WIDE(vdst, \
H A DInterpC-armv7-a-neon.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
901 SET_REGISTER_WIDE(vdst, \
931 SET_REGISTER_WIDE(vdst, result); \
933 SET_REGISTER_WIDE(vdst, \
943 SET_REGISTER_WIDE(vdst, \
H A DInterpC-armv7-a.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
901 SET_REGISTER_WIDE(vdst, \
931 SET_REGISTER_WIDE(vdst, result); \
933 SET_REGISTER_WIDE(vdst, \
943 SET_REGISTER_WIDE(vdst, \
H A DInterpC-portstd.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
864 SET_REGISTER_WIDE(vdst, result); \
866 SET_REGISTER_WIDE(vdst, \
881 SET_REGISTER_WIDE(vdst, \
911 SET_REGISTER_WIDE(vdst, result); \
913 SET_REGISTER_WIDE(vdst, \
923 SET_REGISTER_WIDE(vdst, \
1341 SET_REGISTER_WIDE(vdst, GET_REGISTER_WIDE(vsrc1));
1351 SET_REGISTER_WIDE(vds
[all...]
H A DInterpC-x86-atom.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
901 SET_REGISTER_WIDE(vdst, \
931 SET_REGISTER_WIDE(vdst, result); \
933 SET_REGISTER_WIDE(vdst, \
943 SET_REGISTER_WIDE(vdst, \
H A DInterpC-x86.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
901 SET_REGISTER_WIDE(vdst, \
931 SET_REGISTER_WIDE(vdst, result); \
933 SET_REGISTER_WIDE(vdst, \
943 SET_REGISTER_WIDE(vdst, \
H A DInterpC-portdbg.c260 # define SET_REGISTER_WIDE(_idx, _val) \ macro
283 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
870 SET_REGISTER_WIDE(vdst, result); \
872 SET_REGISTER_WIDE(vdst, \
887 SET_REGISTER_WIDE(vdst, \
917 SET_REGISTER_WIDE(vdst, result); \
919 SET_REGISTER_WIDE(vdst, \
929 SET_REGISTER_WIDE(vdst, \
1602 SET_REGISTER_WIDE(vdst, GET_REGISTER_WIDE(vsrc1));
1612 SET_REGISTER_WIDE(vds
[all...]

Completed in 365 milliseconds