| /external/openssl/crypto/rsa/ |
| H A D | rsa.h | 100 int (*rsa_mod_exp)(BIGNUM *r0,const BIGNUM *I,RSA *rsa,BN_CTX *ctx); /* Can be null */
|
| /external/openssl/include/openssl/ |
| H A D | rsa.h | 100 int (*rsa_mod_exp)(BIGNUM *r0,const BIGNUM *I,RSA *rsa,BN_CTX *ctx); /* Can be null */
|
| /external/v8/src/arm/ |
| H A D | simulator-arm.h | 130 r0 = 0, r1, r2, r3, r4, r5, r6, r7, enumerator in enum:v8::internal::Simulator::Register
309 // For use in calls that take two double values, constructed from r0, r1, r2
|
| H A D | simulator-arm.cc | 1012 // For use in calls that take two double values, constructed from r0, r1, r2
1680 int32_t arg0 = get_register(r0);
1724 set_register(r0, (int32_t) *result);
1741 set_register(r0, (int32_t) *result);
1770 set_register(r0, lo_res);
3202 set_register(r0, va_arg(parameters, int32_t));
3280 int32_t result = get_register(r0);
|
| H A D | assembler-arm.cc | 1121 addrmod1(cond | TST | S, src1, r0, src2);
1126 addrmod1(cond | TEQ | S, src1, r0, src2);
1131 addrmod1(cond | CMP | S, src1, r0, src2);
1143 addrmod1(cond | CMN | S, src1, r0, src2);
1161 addrmod1(cond | MOV | s, r0, dst, src);
1183 addrmod1(cond | MVN | s, r0, dst, src);
|
| /external/webkit/Source/WebCore/html/canvas/ |
| H A D | CanvasRenderingContext2D.h | 194 PassRefPtr<CanvasGradient> createRadialGradient(float x0, float y0, float r0, float x1, float y1, float r1, ExceptionCode&);
|
| H A D | CanvasRenderingContext2D.idl | 49 CanvasGradient createRadialGradient(in float x0, in float y0, in float r0, in float x1, in float y1, in float r1)
|
| H A D | CanvasRenderingContext2D.cpp | 1008 // If x0 = x1 and y0 = y1 and r0 = r1, then the radial gradient must paint nothing
1491 PassRefPtr<CanvasGradient> CanvasRenderingContext2D::createRadialGradient(float x0, float y0, float r0, float x1, float y1, float r1, ExceptionCode& ec) argument
1493 if (!isfinite(x0) || !isfinite(y0) || !isfinite(r0) || !isfinite(x1) || !isfinite(y1) || !isfinite(r1)) {
1498 if (r0 < 0 || r1 < 0) {
1503 RefPtr<CanvasGradient> gradient = CanvasGradient::create(FloatPoint(x0, y0), r0, FloatPoint(x1, y1), r1);
|
| /external/openssl/crypto/sha/asm/ |
| H A D | sha1-armv4-large.s | 10 ldmia r0,{r3,r4,r5,r6,r7}
366 ldmia r0,{r8,r9,r10,r11,r12}
372 stmia r0,{r3,r4,r5,r6,r7}
|
| /external/openssl/crypto/ec/ |
| H A D | ectest.c | 124 BIGNUM *r[10], *r0[10];
145 if ((r0[i] = BN_new()) == NULL) ABORT;
146 if (!BN_pseudo_rand(r0[i], BN_num_bits(s), 0, 0)) ABORT;
156 (type != TIMING_BASE_PT) ? P : NULL, (type != TIMING_BASE_PT) ? r0[i] : NULL, ctx)) ABORT;
193 if (type != TIMING_BASE_PT) BN_free(r0[i]);
|
| /external/gtest/test/ |
| H A D | gtest_unittest.cc | 1006 TestResult * r0, * r1, * r2; member in class:__anon4554::TestResultTest
1018 r0 = new TestResult();
1033 // r0 is an empty TestResult.
1047 delete r0;
1055 ASSERT_EQ(0u, r0->test_part_results().size());
1062 ASSERT_EQ(0u, r0->successful_part_count());
1069 ASSERT_EQ(0u, r0->failed_part_count());
1076 ASSERT_EQ(0u, GetFailedPartCount(r0));
1083 ASSERT_EQ(0u, r0->total_part_count());
1090 ASSERT_TRUE(r0
[all...] |
| /external/valgrind/main/VEX/priv/ |
| H A D | host_x86_isel.c | 1355 X86RM* r0 = iselIntExpr_RM(env, e->Iex.Mux0X.expr0); local
1360 addInstr(env, X86Instr_CMov32(Xcc_Z,r0,dst));
1714 HReg r0 = iselIntExpr_R(env, mi.bindee[0]); local
1717 addInstr(env, mk_iMOVsd_RR(r0, tmp));
1729 HReg r0 = iselIntExpr_R(env, mi.bindee[0]); local
1732 addInstr(env, mk_iMOVsd_RR(r0, tmp));
3072 HReg r0 = iselDblExpr(env, e->Iex.Mux0X.expr0); local
3076 addInstr(env, X86Instr_FpCMov(Xcc_Z,r0,dst));
3382 HReg r3, r2, r1, r0; local
3391 iselInt64Expr(&r1, &r0, en
3593 HReg r0 = iselVecExpr(env, e->Iex.Mux0X.expr0); local
[all...] |
| H A D | host_amd64_isel.c | 1765 AMD64RM* r0 = iselIntExpr_RM(env, e->Iex.Mux0X.expr0); local
1770 addInstr(env, AMD64Instr_CMov64(Acc_Z,r0,dst));
2191 HReg r0 = iselIntExpr_R(env, mi.bindee[0]); local
2194 addInstr(env, mk_iMOVsd_RR(r0, tmp));
3160 HReg r8, rX, r0, dst; local
3165 r0 = iselDblExpr(env, e->Iex.Mux0X.expr0);
3169 addInstr(env, AMD64Instr_SseCMov(Acc_Z,r0,dst));
3718 HReg r0 = iselVecExpr(env, e->Iex.Mux0X.expr0); local
3722 addInstr(env, AMD64Instr_SseCMov(Acc_Z,r0,dst));
|
| /external/skia/samplecode/ |
| H A D | SampleApp.cpp | 1581 const SkIRect r0[] = { local
1601 { r0, SK_ARRAY_COUNT(r0) },
|
| H A D | SampleAll.cpp | 71 static void r0(SkLayerRasterizer* rast, SkPaint& p) { function
271 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9
|
| H A D | SampleSlides.cpp | 476 static void r0(SkLayerRasterizer* rast, SkPaint& p) function
703 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9
|
| /external/qemu/tcg/hppa/ |
| H A D | tcg-target.c | 27 "%r0", "%r1", "%rp", "%r3", "%r4", "%r5", "%r6", "%r7",
898 static int tcg_out_tlb_read(TCGContext *s, int r0, int r1, int addrlo, argument
939 tcg_out_andi(s, r0, addrlo, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
944 r0, 0, addrhi, 0, lab_miss);
946 tcg_out_brcond(s, TCG_COND_NE, TCG_REG_R20, r0, 0, lab_miss);
|
| /external/libvpx/vp8/common/arm/armv6/ |
| H A D | recon_v6.asm | 17 prd RN r0
|
| /external/llvm/test/MC/ARM/ |
| H A D | basic-thumb-instructions.s | 215 ldm r3, {r0, r1, r2, r3, r4, r5, r6, r7}
219 @ CHECK: ldm r3, {r0, r1, r2, r3, r4, r5, r6, r7} @ encoding: [0xff,0xcb]
|
| /external/openssl/crypto/bn/asm/ |
| H A D | x86_64-gcc.c | 103 #define sqr(r0,r1,a) \
105 : "=a"(r0),"=d"(r1) \
|
| /external/webkit/Source/JavaScriptCore/assembler/ |
| H A D | MIPSAssembler.h | 44 r0 = 0, enumerator in enum:JSC::MIPSRegisters::__anon11566
76 zero = r0,
|
| H A D | MacroAssemblerARM.h | 726 m_assembler.mov_r(ARMRegisters::r0, ARMRegisters::r0);
|
| /external/valgrind/main/coregrind/m_syswrap/ |
| H A D | syswrap-arm-linux.c | 74 // r0 = stack
82 " mov sp,r0\n\t" /* Stack pointer */
84 " mov r0,r3\n\t" /* First argument */
119 " str r0, [r1, #-4]!\n"
122 " mov r0, r2\n" /* arg1: flags */
129 " cmp r0, #0\n"
138 " pop {r0,pc}\n"
139 /* Retval from child is already in r0 */
175 UInt r0; local
242 r0
[all...] |
| /external/webkit/Source/JavaScriptCore/yarr/ |
| H A D | YarrJIT.cpp | 43 static const RegisterID input = ARMRegisters::r0;
51 static const RegisterID returnRegister = ARMRegisters::r0;
68 static const RegisterID regT0 = SH4Registers::r0;
71 static const RegisterID returnRegister = SH4Registers::r0;
|
| /external/v8/src/ia32/ |
| H A D | stub-cache-ia32.cc | 114 Register r0,
122 __ mov(r0, FieldOperand(receiver, HeapObject::kMapOffset));
128 __ test_b(FieldOperand(r0, Map::kBitFieldOffset),
133 __ CmpInstanceType(r0, FIRST_JS_OBJECT_TYPE);
137 Register properties = r0;
163 // r0 points to properties hash.
110 GenerateDictionaryNegativeLookup(MacroAssembler* masm, Label* miss_label, Register receiver, String* name, Register r0, Register r1) argument
|