History log of /external/llvm/test/MC/ARM/neon-shuffle-encoding.s
Revision Date Author Comments (<<< Hide modified files) (Show modified files >>>)
1835547ec195c35b3a59bf834f4df942c61a5c53 11-Apr-2012 Jim Grosbach <grosbach@apple.com> ARM 'vuzp.32 Dd, Dm' is a pseudo-instruction.

While there is an encoding for it in VUZP, the result of that is undefined,
so we should avoid it. Define the instruction as a pseudo for VTRN.32
instead, as the ARM ARM indicates.

rdar://11222366

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154511 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s
6073b30b053da2c2ac6150dd67cecb304bc614f1 11-Apr-2012 Jim Grosbach <grosbach@apple.com> ARM 'vzip.32 Dd, Dm' is a pseudo-instruction.

While there is an encoding for it in VZIP, the result of that is undefined,
so we should avoid it. Define the instruction as a pseudo for VTRN.32
instead, as the ARM ARM indicates.

rdar://11221911

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154505 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s
8759c3f548e03f7caff45f35fde49ed3e8c1cf71 08-Dec-2011 Jim Grosbach <grosbach@apple.com> ARM 64-bit VEXT assembly uses a .64 suffix, not .32, amazingly enough.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146194 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s
a44f2c4a28cd9c43a3d34cbad4f47df77ec686cf 08-Dec-2011 Jim Grosbach <grosbach@apple.com> ARM optional destination operand variants for VEXT instructions.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146114 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s
71a0a2ec0b367ecbbe1b6e8b528d65c738d7c2d6 08-Dec-2011 Jim Grosbach <grosbach@apple.com> Tidy up.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146113 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s
19885de61ddbfe1a0db858e303baf19a190bc57a 15-Nov-2011 Jim Grosbach <grosbach@apple.com> ARM alternate size suffices for VTRN instructions.

rdar://10435076

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144694 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s
8d1b7e57e56015576fd489a57d74c53b98c5a56f 15-Dec-2010 Bob Wilson <bob.wilson@apple.com> Fix misspelled target triples in MC/ARM test commands.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121901 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s
7a25825033a53925f6039b77c4cb0b975026b4e1 03-Nov-2010 Owen Anderson <resistor@mac.com> Unlike a lot of NEON instructions, vext isn't _actually_ parameterized by element size. Instead,
all of the different element sizes are pseudo instructions that map down to vext.8 underneath, with
the immediate shifted left to reflect the increased element size.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118183 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s
3b5dfcd8fd9edce8019b6d7541e2a3c5159b2852 01-Nov-2010 Owen Anderson <resistor@mac.com> Covert this test to .s form.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117937 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/ARM/neon-shuffle-encoding.s