/external/lldb/source/Plugins/Disassembler/llvm/ |
H A D | DisassemblerLLVMC.cpp | 788 int DisassemblerLLVMC::OpInfo (uint64_t PC, argument
|
/external/llvm/include/llvm/ADT/ |
H A D | Triple.h | 86 PC, enumerator in enum:llvm::Triple::VendorType
|
/external/llvm/include/llvm/MC/ |
H A D | MCInstrDesc.h | 289 unsigned PC = RI.getProgramCounter(); local 290 if (PC == 0) 292 if (hasDefOfPhysReg(MI, PC, RI)) 294 // A variadic instruction may define PC in the variable operand list. 300 RI.isSubRegisterEq(PC, MI.getOperand(i).getReg()))
|
H A D | MCRegisterInfo.h | 240 unsigned PC, 253 PCReg = PC; 239 InitMCRegisterInfo(const MCRegisterDesc *D, unsigned NR, unsigned RA, unsigned PC, const MCRegisterClass *C, unsigned NC, const MCPhysReg (*RURoots)[2], unsigned NRU, const MCPhysReg *DL, const char *Strings, const uint16_t *SubIndices, unsigned NumIndices, const SubRegCoveredBits *SubIdxRanges, const uint16_t *RET) argument
|
/external/clang/include/clang/AST/ |
H A D | Comment.h | 701 void setParagraph(ParagraphComment *PC) { argument 702 Paragraph = PC; 703 SourceLocation NewLocEnd = PC->getLocEnd();
|
/external/clang/lib/StaticAnalyzer/Core/ |
H A D | ExprEngine.cpp | 2377 ImplicitCallPoint PC = Loc.castAs<ImplicitCallPoint>(); local 2381 PC.getDecl()->print(Out, LangOptions()); 2382 printLocation(Out, PC.getLocation()); 2387 ImplicitCallPoint PC = Loc.castAs<ImplicitCallPoint>(); local 2391 PC.getDecl()->print(Out, LangOptions()); 2392 printLocation(Out, PC.getLocation());
|
H A D | BugReporter.cpp | 3080 PathDiagnosticConsumer &PC, 3105 PathGenerationScheme ActiveScheme = PC.getGenerationScheme(); 3125 PathDiagnosticBuilder PDB(*this, R, ErrorGraph.BackMap, &PC); 3079 generatePathDiagnostic(PathDiagnostic& PD, PathDiagnosticConsumer &PC, ArrayRef<BugReport *> &bugReports) argument
|
/external/llvm/lib/Target/X86/ |
H A D | X86InstrInfo.cpp | 5431 unsigned PC; variable 5433 PC = RegInfo.createVirtualRegister(&X86::GR32RegClass); 5435 PC = GlobalBaseReg; 5439 BuildMI(FirstMBB, MBBI, DL, TII->get(X86::MOVPC32r), PC).addImm(0); 5446 .addReg(PC).addExternalSymbol("_GLOBAL_OFFSET_TABLE_",
|
/external/qemu/target-mips/ |
H A D | cpu.h | 150 target_ulong PC; member in struct:TCState 662 *pc = env->active_tc.PC; 693 env->active_tc.PC = tb->pc;
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 74 LLVMContext &C, ParmContext PC) 76 assert(((PC == Call) || (PC == Prologue)) && 79 CallOrPrologue = PC; 7425 // PC and if destination register is the SP, so restrict register class 72 ARMCCState(CallingConv::ID CC, bool isVarArg, MachineFunction &MF, const TargetMachine &TM, SmallVectorImpl<CCValAssign> &locs, LLVMContext &C, ParmContext PC) argument
|
/external/qemu/qapi-auto-generated/ |
H A D | qapi-types.h | 2192 int64_t PC; member in struct:CpuInfo
|
/external/owasp/sanitizer/tools/findbugs/lib/ |
H A D | findbugs.jar | META-INF/ META-INF/MANIFEST.MF default.xsl edu/ edu/umd/ edu/umd/cs/ edu/ ... |