/external/libvpx/libvpx/build/make/ |
H A D | Android.mk | 195 @$(RM) $(CODEC_SRCS_ASM_ADS2GAS) $(CODEC_SRCS_ASM_NEON_ADS2GAS) 196 @$(RM) $(patsubst %.asm, %.*, $(ASM_CNV_OFFSETS_DEPEND)) 197 @$(RM) -r $(ASM_CNV_PATH) 198 @$(RM) $(CLEAN-OBJS)
|
/external/llvm/bindings/ocaml/llvm/ |
H A D | Makefile | 40 -$(Verb) $(RM) -f "$(DestMETA)"
|
/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonTargetMachine.h | 31 Reloc::Model RM, CodeModel::Model CM,
|
/external/llvm/lib/Target/MSP430/ |
H A D | MSP430TargetMachine.h | 32 Reloc::Model RM, CodeModel::Model CM,
|
/external/llvm/lib/Target/SystemZ/ |
H A D | SystemZTargetMachine.h | 31 Reloc::Model RM, CodeModel::Model CM,
|
/external/llvm/lib/Target/XCore/MCTargetDesc/ |
H A D | XCoreMCTargetDesc.cpp | 67 static MCCodeGenInfo *createXCoreMCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 71 if (RM == Reloc::Default) { 72 RM = Reloc::Static; 80 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/XCore/ |
H A D | XCoreTargetMachine.h | 27 Reloc::Model RM, CodeModel::Model CM,
|
/external/mdnsresponder/mDNSPosix/ |
H A D | Makefile | 62 RM = rm macro 381 @if test -f $(PROJECT_DERIVED_FILE_DIR)/DNSSD.java.h ; then $(RM) $(PROJECT_DERIVED_FILE_DIR)/DNSSD.java.h ; fi 382 @if test -f $(BUILDDIR)/dns_sd.jar ; then $(RM) $(BUILDDIR)/dns_sd.jar ; fi
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/MCTargetDesc/ |
H A D | AMDGPUMCTargetDesc.cpp | 56 static MCCodeGenInfo *createAMDGPUMCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 60 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/clang/lib/StaticAnalyzer/Checkers/ |
H A D | BuiltinFunctionChecker.cpp | 57 MemRegionManager& RM = C.getStoreManager().getRegionManager(); local 59 RM.getAllocaRegion(CE, C.blockCount(), C.getLocationContext());
|
/external/libvpx/libvpx/vp9/encoder/ |
H A D | vp9_rdopt.h | 22 #define RDCOST(RM, DM, R, D) \ 23 (((128 + ((int64_t)R) * (RM)) >> 8) + (D << DM))
|
/external/llvm/lib/Target/NVPTX/MCTargetDesc/ |
H A D | NVPTXMCTargetDesc.cpp | 55 StringRef TT, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) { 57 X->InitMCCodeGenInfo(RM, CM, OL); 54 createNVPTXMCCodeGenInfo( StringRef TT, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument
|
/external/llvm/lib/Target/R600/MCTargetDesc/ |
H A D | AMDGPUMCTargetDesc.cpp | 57 static MCCodeGenInfo *createAMDGPUMCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 61 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/mesa3d/src/gallium/drivers/radeon/MCTargetDesc/ |
H A D | AMDGPUMCTargetDesc.cpp | 56 static MCCodeGenInfo *createAMDGPUMCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 60 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/docs/ |
H A D | Makefile | 68 $(Verb) $(RM) -rf $@ $(PROJ_OBJ_DIR)/html.tar 85 $(Verb) $(RM) -rf $(PROJ_OBJ_DIR)/doxygen 90 $(Verb) $(RM) -rf $@ $(PROJ_OBJ_DIR)/doxygen.tar 112 $(Verb) $(RM) -rf $(PROJ_OBJ_DIR)/ocamldoc.tar* 119 $(Verb) $(RM) -rf $(PROJ_OBJ_DIR)/ocamldoc 128 $(Verb) $(RM) -rf $(DESTDIR)$(PROJ_docsdir)
|
/external/llvm/lib/Target/AArch64/ |
H A D | AArch64TargetMachine.cpp | 87 Reloc::Model RM, CodeModel::Model CM, 90 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL), 100 Reloc::Model RM, CodeModel::Model CM, 102 : AArch64TargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {} 109 Reloc::Model RM, CodeModel::Model CM, 111 : AArch64TargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {} 84 AArch64TargetMachine(const Target &T, StringRef TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL, bool LittleEndian) argument 98 AArch64leTargetMachine(const Target &T, StringRef TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument 107 AArch64beTargetMachine(const Target &T, StringRef TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument
|
/external/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64MCTargetDesc.cpp | 80 static MCCodeGenInfo *createAArch64MCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 100 RM = Reloc::PIC_; 104 else if (RM == Reloc::Default || RM == Reloc::DynamicNoPIC) 105 RM = Reloc::Static; 108 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/SystemZ/MCTargetDesc/ |
H A D | SystemZMCTargetDesc.cpp | 128 static MCCodeGenInfo *createSystemZMCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 135 if (RM == Reloc::Default || RM == Reloc::DynamicNoPIC) 136 RM = Reloc::Static; 170 CM = RM == Reloc::PIC_ ? CodeModel::Small : CodeModel::Medium; 171 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/ |
H A D | TargetMachineC.cpp | 110 Reloc::Model RM; local 113 RM = Reloc::Static; 116 RM = Reloc::PIC_; 119 RM = Reloc::DynamicNoPIC; 122 RM = Reloc::Default; 145 return wrap(unwrap(T)->createTargetMachine(Triple, CPU, Features, opt, RM,
|
/external/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsMCTargetDesc.cpp | 88 static MCCodeGenInfo *createMipsMCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 93 RM = Reloc::Static; 94 else if (RM == Reloc::Default) 95 RM = Reloc::PIC_; 96 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/PowerPC/MCTargetDesc/ |
H A D | PPCMCTargetDesc.cpp | 89 static MCCodeGenInfo *createPPCMCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 94 if (RM == Reloc::Default) { 97 RM = Reloc::DynamicNoPIC; 99 RM = Reloc::Static; 107 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/Sparc/MCTargetDesc/ |
H A D | SparcMCTargetDesc.cpp | 87 static MCCodeGenInfo *createSparcMCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 100 X->InitMCCodeGenInfo(RM, CM, OL); 104 static MCCodeGenInfo *createSparcV9MCCodeGenInfo(StringRef TT, Reloc::Model RM, argument 114 CM = RM == Reloc::PIC_ ? CodeModel::Small : CodeModel::Medium; 121 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/pcre/dist/sljit/ |
H A D | sljitNativeARM_64.c | 56 #define RM(rm) (reg_map[rm] << 16) macro 670 return push_inst(compiler, ORR | RD(dst) | RN(TMP_ZERO) | RM(arg2)); 696 return push_inst(compiler, (ORR ^ (1 << 31)) | RD(dst) | RN(TMP_ZERO) | RM(arg2)); 705 FAIL_IF(push_inst(compiler, (ORN ^ inv_bits) | RD(dst) | RN(TMP_ZERO) | RM(arg2))); 711 return push_inst(compiler, (SUB ^ inv_bits) | RD(dst) | RN(TMP_ZERO) | RM(arg2)); 718 return push_inst(compiler, (ADD ^ inv_bits) | RD(dst) | RN(arg1) | RM(arg2)); 721 return push_inst(compiler, (ADC ^ inv_bits) | RD(dst) | RN(arg1) | RM(arg2)); 724 return push_inst(compiler, (SUB ^ inv_bits) | RD(dst) | RN(arg1) | RM(arg2)); 727 return push_inst(compiler, (SBC ^ inv_bits) | RD(dst) | RN(arg1) | RM(arg2)); 730 return push_inst(compiler, (MADD ^ inv_bits) | RD(dst) | RN(arg1) | RM(arg [all...] |
/external/chromium_org/third_party/icu/source/config/ |
H A D | mh-qnx | 77 $(RM) $@ && ln -s ${*F}.$(SO).$(SO_TARGET_VERSION_MAJOR) $@ 79 # $(RM) $@ && ln -s ${<F} $@ 81 # $(RM) $@ && ln -s ${*F}.$(SO).$(SO_TARGET_VERSION) $@
|
/external/chromium_org/third_party/libvpx/source/libvpx/vp9/encoder/ |
H A D | vp9_rd.h | 27 #define RDCOST(RM, DM, R, D) \ 28 (((128 + ((int64_t)R) * (RM)) >> 8) + (D << DM))
|